HomeSort by: relevance | last modified time | path
    Searched defs:DCIO_GPU_TIMER_READ_SELECT_UPPER_D3_V_UPDATE (Results 1 - 4 of 4) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/dce/
dce_10_0_enum.h 425 DCIO_GPU_TIMER_READ_SELECT_UPPER_D3_V_UPDATE = 0x5,
dce_11_0_enum.h 1190 DCIO_GPU_TIMER_READ_SELECT_UPPER_D3_V_UPDATE = 0x5,
dce_11_2_enum.h 1597 DCIO_GPU_TIMER_READ_SELECT_UPPER_D3_V_UPDATE = 0x5,
  /src/sys/external/bsd/drm2/dist/drm/amd/include/
vega10_enum.h 12216 DCIO_GPU_TIMER_READ_SELECT_UPPER_D3_V_UPDATE = 0x00000005,

Completed in 70 milliseconds