HomeSort by: relevance | last modified time | path
    Searched defs:DISABLE_MEM_PWR_CTRL (Results 1 - 18 of 18) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/bif/
bif_5_1_enum.h 1058 DISABLE_MEM_PWR_CTRL = 0x1,
bif_5_0_enum.h 1188 DISABLE_MEM_PWR_CTRL = 0x1,
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gmc/
gmc_8_2_enum.h 1058 DISABLE_MEM_PWR_CTRL = 0x1,
gmc_8_1_enum.h 1188 DISABLE_MEM_PWR_CTRL = 0x1,
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
smu_8_0_enum.h 1058 DISABLE_MEM_PWR_CTRL = 0x1,
smu_7_1_2_enum.h 1236 DISABLE_MEM_PWR_CTRL = 0x1,
smu_7_1_3_enum.h 1272 DISABLE_MEM_PWR_CTRL = 0x1,
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/
uvd_6_0_enum.h 1071 DISABLE_MEM_PWR_CTRL = 0x1,
uvd_5_0_enum.h 1201 DISABLE_MEM_PWR_CTRL = 0x1,
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/dce/
dce_10_0_enum.h 1763 DISABLE_MEM_PWR_CTRL = 0x1,
dce_11_0_enum.h 5630 DISABLE_MEM_PWR_CTRL = 0x1,
dce_11_2_enum.h 6268 DISABLE_MEM_PWR_CTRL = 0x1,
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/oss/
oss_3_0_1_enum.h 1454 DISABLE_MEM_PWR_CTRL = 0x1,
oss_3_0_enum.h 1487 DISABLE_MEM_PWR_CTRL = 0x1,
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gca/
gfx_8_0_enum.h 6848 DISABLE_MEM_PWR_CTRL = 0x1,
gfx_8_1_enum.h 6798 DISABLE_MEM_PWR_CTRL = 0x1,
  /src/sys/external/bsd/drm2/dist/drm/amd/include/
navi10_enum.h 9542 DISABLE_MEM_PWR_CTRL = 0x00000001,
vega10_enum.h 207 DISABLE_MEM_PWR_CTRL = 0x00000001,

Completed in 2152 milliseconds