OpenGrok
Home
Sort by:
relevance
|
last modified time
|
path
Full Search
in project(s):
src
xsrc
Definition
Symbol
File Path
History
|
|
Help
Searched
defs:DM2
(Results
1 - 8
of
8
) sorted by relevancy
/src/external/gpl3/binutils/dist/opcodes/
rl78-decode.c
120
#define
DM2
(r1,r2,a) OPX (0, RL78_Operand_Indirect, RL78_Reg_##r1, RL78_Reg_##r2, a)
2878
ID(mov);
DM2
(HL, B, 0); SR(A);
3162
ID(mov);
DM2
(HL, C, 0); SR(A);
m10300-opc.c
53
#define
DM2
(DM1+1)
57
#define AN0 (
DM2
+1)
489
{ "mov", 0xf340, 0xffc0, 0, FMT_D0, 0, {
DM2
, MEM2(DI, AN0)}},
505
{ "mov", 0xf540, 0xffc0, 0, FMT_D0, AM33, {
DM2
, RN0}},
651
{ "movbu", 0xf440, 0xffc0, 0, FMT_D0, 0, {
DM2
, MEM2(DI, AN0)}},
698
{ "movhu", 0xf4c0, 0xffc0, 0, FMT_D0, 0, {
DM2
, MEM2(DI, AN0)}},
/src/external/gpl3/binutils.old/dist/opcodes/
rl78-decode.c
120
#define
DM2
(r1,r2,a) OPX (0, RL78_Operand_Indirect, RL78_Reg_##r1, RL78_Reg_##r2, a)
2878
ID(mov);
DM2
(HL, B, 0); SR(A);
3162
ID(mov);
DM2
(HL, C, 0); SR(A);
m10300-opc.c
53
#define
DM2
(DM1+1)
57
#define AN0 (
DM2
+1)
489
{ "mov", 0xf340, 0xffc0, 0, FMT_D0, 0, {
DM2
, MEM2(DI, AN0)}},
505
{ "mov", 0xf540, 0xffc0, 0, FMT_D0, AM33, {
DM2
, RN0}},
651
{ "movbu", 0xf440, 0xffc0, 0, FMT_D0, 0, {
DM2
, MEM2(DI, AN0)}},
698
{ "movhu", 0xf4c0, 0xffc0, 0, FMT_D0, 0, {
DM2
, MEM2(DI, AN0)}},
/src/external/gpl3/gdb/dist/opcodes/
rl78-decode.c
120
#define
DM2
(r1,r2,a) OPX (0, RL78_Operand_Indirect, RL78_Reg_##r1, RL78_Reg_##r2, a)
2878
ID(mov);
DM2
(HL, B, 0); SR(A);
3162
ID(mov);
DM2
(HL, C, 0); SR(A);
m10300-opc.c
53
#define
DM2
(DM1+1)
57
#define AN0 (
DM2
+1)
489
{ "mov", 0xf340, 0xffc0, 0, FMT_D0, 0, {
DM2
, MEM2(DI, AN0)}},
505
{ "mov", 0xf540, 0xffc0, 0, FMT_D0, AM33, {
DM2
, RN0}},
651
{ "movbu", 0xf440, 0xffc0, 0, FMT_D0, 0, {
DM2
, MEM2(DI, AN0)}},
698
{ "movhu", 0xf4c0, 0xffc0, 0, FMT_D0, 0, {
DM2
, MEM2(DI, AN0)}},
/src/external/gpl3/gdb.old/dist/opcodes/
rl78-decode.c
120
#define
DM2
(r1,r2,a) OPX (0, RL78_Operand_Indirect, RL78_Reg_##r1, RL78_Reg_##r2, a)
2878
ID(mov);
DM2
(HL, B, 0); SR(A);
3162
ID(mov);
DM2
(HL, C, 0); SR(A);
m10300-opc.c
53
#define
DM2
(DM1+1)
57
#define AN0 (
DM2
+1)
489
{ "mov", 0xf340, 0xffc0, 0, FMT_D0, 0, {
DM2
, MEM2(DI, AN0)}},
505
{ "mov", 0xf540, 0xffc0, 0, FMT_D0, AM33, {
DM2
, RN0}},
651
{ "movbu", 0xf440, 0xffc0, 0, FMT_D0, 0, {
DM2
, MEM2(DI, AN0)}},
698
{ "movhu", 0xf4c0, 0xffc0, 0, FMT_D0, 0, {
DM2
, MEM2(DI, AN0)}},
Completed in 57 milliseconds
Indexes created Mon Mar 02 05:31:46 UTC 2026