HomeSort by: relevance | last modified time | path
    Searched defs:DMA_WRITE (Results 1 - 9 of 9) sorted by relevancy

  /src/sys/arch/arm/imx/
imx23_apbdma.h 54 #define DMA_WRITE 1
  /src/sys/arch/arm/sunxi/
sun4i_dma.c 128 #define DMA_WRITE(sc, reg, val) \
161 DMA_WRITE(sc, DMA_IRQ_EN_REG, irqen);
183 DMA_WRITE(sc, DMA_IRQ_EN_REG, irqen);
223 DMA_WRITE(sc, NDMA_SRC_ADDR_REG(ch->ch_index), src);
224 DMA_WRITE(sc, NDMA_DEST_ADDR_REG(ch->ch_index), dst);
225 DMA_WRITE(sc, NDMA_BC_REG(ch->ch_index), req->dreq_segs[0].ds_len);
226 DMA_WRITE(sc, NDMA_CTRL_REG(ch->ch_index), cfg | NDMA_CTRL_LOAD);
264 DMA_WRITE(sc, DDMA_SRC_ADDR_REG(ch->ch_index), src);
265 DMA_WRITE(sc, DDMA_DEST_ADDR_REG(ch->ch_index), dst);
266 DMA_WRITE(sc, DDMA_BC_REG(ch->ch_index), req->dreq_segs[0].ds_len)
    [all...]
sun6i_dma.c 224 #define DMA_WRITE(sc, reg, val) \
266 DMA_WRITE(sc, index < 8 ?
295 DMA_WRITE(sc, index < 8 ?
368 DMA_WRITE(sc, DMA_MODE_REG(ch->ch_index),
375 DMA_WRITE(sc, DMA_START_ADDR_REG(ch->ch_index),
377 DMA_WRITE(sc, DMA_EN_REG(ch->ch_index), DMA_EN_EN);
394 DMA_WRITE(sc, DMA_EN_REG(ch->ch_index), 0);
417 DMA_WRITE(sc, DMA_IRQ_PEND_REG0_REG, pend0);
418 DMA_WRITE(sc, DMA_IRQ_PEND_REG1_REG, pend1);
504 DMA_WRITE(sc, DMA_IRQ_EN_REG0_REG, 0)
    [all...]
  /src/sys/arch/bebox/stand/boot/
fd.c 731 #define DMA_WRITE 0x4A /* DMA write opcode */
747 outb(DMA_MODE, func == F_READ ? DMA_READ : DMA_WRITE);
  /src/sys/external/bsd/drm/dist/shared-core/
savage_drv.h 463 DMA_WRITE(BCI_CMD_SET_REGISTER | \
471 DMA_WRITE(BCI_CMD_DRAW_PRIM | (type) | (skip) | \
528 #define DMA_WRITE( val ) *dma_ptr++ = (uint32_t)(val)
mga_drv.h 335 #define DMA_WRITE( offset, val ) \
338 DRM_INFO( " DMA_WRITE( 0x%08x ) at 0x%04zx\n", \
346 DMA_WRITE( 0, ((DMAREG( reg0 ) << 0) | \
350 DMA_WRITE( 1, val0 ); \
351 DMA_WRITE( 2, val1 ); \
352 DMA_WRITE( 3, val2 ); \
353 DMA_WRITE( 4, val3 ); \
  /src/sys/external/bsd/drm2/dist/drm/savage/
savage_drv.h 468 DMA_WRITE(BCI_CMD_SET_REGISTER | \
476 DMA_WRITE(BCI_CMD_DRAW_PRIM | (type) | (skip) | \
535 #define DMA_WRITE( val ) *dma_ptr++ = (uint32_t)(val)
  /src/sys/dev/ic/
interwavereg.h 218 #define DMA_WRITE 0x02
  /src/sys/external/bsd/drm2/dist/drm/mga/
mga_drv.h 334 #define DMA_WRITE(offset, val) \
337 DRM_INFO(" DMA_WRITE( 0x%08x ) at 0x%04zx\n", \
344 DMA_WRITE(0, ((DMAREG(reg0) << 0) | \
348 DMA_WRITE(1, val0); \
349 DMA_WRITE(2, val1); \
350 DMA_WRITE(3, val2); \
351 DMA_WRITE(4, val3); \

Completed in 18 milliseconds