HomeSort by: relevance | last modified time | path
    Searched defs:Divisor (Results 1 - 8 of 8) sorted by relevancy

  /src/external/apache2/llvm/dist/libcxx/include/__support/ibm/
gettod_zos.h 45 uint64_t Divisor = 1000000;
46 asm(" dlgr %0,%2" : "+r"(DivPair0), "+r"(DivPair1) : "r"(Divisor) :);
  /src/external/apache2/llvm/dist/llvm/include/llvm/Transforms/Utils/
BypassSlowDivision.h 33 AssertingVH<Value> Divisor;
38 : SignedOp(InSignedOp), Dividend(InDividend), Divisor(InDivisor) {}
44 Val1.Divisor == Val2.Divisor;
59 static_cast<Value *>(Val.Divisor))) ^
  /src/sys/external/bsd/acpica/dist/utilities/
utmath.c 324 * Divisor - 32-bit divisor
339 UINT32 Divisor,
351 /* Always check for a zero divisor */
353 if (Divisor == 0)
365 ACPI_DIV_64_BY_32 (0, DividendOvl.Part.Hi, Divisor,
368 ACPI_DIV_64_BY_32 (Remainder32, DividendOvl.Part.Lo, Divisor,
391 * InDivisor - Divisor
409 UINT64_OVERLAY Divisor;
422 /* Always check for a zero divisor */
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/Transforms/Utils/
BypassSlowDivision.cpp 158 Value *Divisor = SlowDivOrRem->getOperand(1);
159 DivRemMapKey Key(isSignedOp(), Dividend, Divisor);
269 Value *Divisor = SlowDivOrRem->getOperand(1);
272 DivRemPair.Quotient = Builder.CreateSDiv(Dividend, Divisor);
273 DivRemPair.Remainder = Builder.CreateSRem(Dividend, Divisor);
275 DivRemPair.Quotient = Builder.CreateUDiv(Dividend, Divisor);
276 DivRemPair.Remainder = Builder.CreateURem(Dividend, Divisor);
293 Value *Divisor = SlowDivOrRem->getOperand(1);
295 Builder.CreateCast(Instruction::Trunc, Divisor, BypassType);
326 /// Creates a runtime check to test whether both the divisor and dividend fi
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/Transforms/Scalar/
LICM.cpp 932 auto Divisor = I.getOperand(1);
933 auto One = llvm::ConstantFP::get(Divisor->getType(), 1.0);
934 auto ReciprocalDivisor = BinaryOperator::CreateFDiv(One, Divisor);
  /src/external/apache2/llvm/dist/llvm/lib/Target/Mips/
MipsISelLowering.cpp 1262 MachineOperand &Divisor = MI.getOperand(2);
1265 .addReg(Divisor.getReg(), getKillRegState(Divisor.isKill()))
1273 // Clear Divisor's kill flag.
1274 Divisor.setIsKill(false);
  /src/external/apache2/llvm/dist/llvm/lib/Target/ARM/AsmParser/
ARMAsmParser.cpp 1861 unsigned Divisor = 1U << Bits;
1864 if (Val % Divisor != 0)
1868 Val /= Divisor;
  /src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
ARMISelLowering.cpp 9403 ARMTargetLowering::BuildSDIVPow2(SDNode *N, const APInt &Divisor,
9435 if (Divisor.sgt(128))
18739 const SDValue Divisor = Op->getOperand(1);
18740 SDValue Div = DAG.getNode(DivOpcode, dl, VT, Dividend, Divisor);
18741 SDValue Mul = DAG.getNode(ISD::MUL, dl, VT, Div, Divisor);

Completed in 59 milliseconds