HomeSort by: relevance | last modified time | path
    Searched defs:ENABLE_MEM_PWR_CTRL (Results 1 - 18 of 18) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/bif/
bif_5_1_enum.h 1057 ENABLE_MEM_PWR_CTRL = 0x0,
bif_5_0_enum.h 1187 ENABLE_MEM_PWR_CTRL = 0x0,
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gmc/
gmc_8_2_enum.h 1057 ENABLE_MEM_PWR_CTRL = 0x0,
gmc_8_1_enum.h 1187 ENABLE_MEM_PWR_CTRL = 0x0,
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
smu_8_0_enum.h 1057 ENABLE_MEM_PWR_CTRL = 0x0,
smu_7_1_2_enum.h 1235 ENABLE_MEM_PWR_CTRL = 0x0,
smu_7_1_3_enum.h 1271 ENABLE_MEM_PWR_CTRL = 0x0,
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/
uvd_6_0_enum.h 1070 ENABLE_MEM_PWR_CTRL = 0x0,
uvd_5_0_enum.h 1200 ENABLE_MEM_PWR_CTRL = 0x0,
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/dce/
dce_10_0_enum.h 1762 ENABLE_MEM_PWR_CTRL = 0x0,
dce_11_0_enum.h 5629 ENABLE_MEM_PWR_CTRL = 0x0,
dce_11_2_enum.h 6267 ENABLE_MEM_PWR_CTRL = 0x0,
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/oss/
oss_3_0_1_enum.h 1453 ENABLE_MEM_PWR_CTRL = 0x0,
oss_3_0_enum.h 1486 ENABLE_MEM_PWR_CTRL = 0x0,
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gca/
gfx_8_0_enum.h 6847 ENABLE_MEM_PWR_CTRL = 0x0,
gfx_8_1_enum.h 6797 ENABLE_MEM_PWR_CTRL = 0x0,
  /src/sys/external/bsd/drm2/dist/drm/amd/include/
navi10_enum.h 9541 ENABLE_MEM_PWR_CTRL = 0x00000000,
vega10_enum.h 206 ENABLE_MEM_PWR_CTRL = 0x00000000,

Completed in 212 milliseconds