HomeSort by: relevance | last modified time | path
    Searched defs:FB (Results 1 - 16 of 16) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/tools/llvm-objcopy/
llvm-objcopy.cpp 126 Expected<std::unique_ptr<FileOutputBuffer>> FB =
129 if (!FB)
130 return FB.takeError();
132 (*FB)->getBufferStart());
133 if (Error E = (*FB)->commit())
  /src/external/apache2/llvm/dist/llvm/lib/ExecutionEngine/Interpreter/
ExternalFunctions.cpp 358 char *FB = FmtBuf;
359 *FB++ = *FmtStr++;
360 char Last = *FB++ = *FmtStr++;
367 Last = *FB++ = *FmtStr++;
369 *FB = 0;
  /src/external/apache2/llvm/dist/llvm/lib/MC/
MCExpr.cpp 617 const MCFragment *FB = SB.getFragment();
620 if (FA == FB && !SA.isVariable() && !SA.isUnset() && !SB.isVariable() &&
627 const MCSection &SecB = *FB->getParent();
635 if (!Layout->canGetFragmentOffset(FA) || !Layout->canGetFragmentOffset(FB))
655 FB->getKind() != MCFragment::FT_Data ||
656 FA->getSubsectionNumber() != FB->getSubsectionNumber())
658 // Try to find a constant displacement from FA to FB, add the displacement
659 // between the offset in FA of SA and the offset in FB of SB.
661 for (auto FI = FB->getIterator(), FE = SecA.end(); FI != FE; ++FI) {
  /src/external/bsd/pcc/dist/pcc/arch/m16c/
macdefs.h 137 #define FB 6
149 #define FPREG FB /* frame pointer */
  /src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/
HexagonEarlyIfConv.cpp 124 MachineBasicBlock *FB, MachineBasicBlock *JB)
125 : SplitB(B), TrueB(TB), FalseB(FB), JoinB(JB), PredR(PR) {}
246 MachineBasicBlock *TB = nullptr, *FB = nullptr;
274 TB = T1B, FB = T2B;
276 TB = T2B, FB = T1B;
278 if (!MDT->properlyDominates(B, TB) || !MDT->properlyDominates(B, FB))
281 // Detect triangle first. In case of a triangle, one of the blocks TB/FB
285 assert(TB && FB && "Failed to find triangle control flow blocks");
286 unsigned TNP = TB->pred_size(), FNP = FB->pred_size();
287 unsigned TNS = TB->succ_size(), FNS = FB->succ_size()
    [all...]
HexagonHardwareLoops.cpp 457 MachineBasicBlock *TB = nullptr, *FB = nullptr;
458 bool NotAnalyzed = TII->analyzeBranch(*ExitingBlock, TB, FB, Cond, false);
618 MachineBasicBlock *TB = nullptr, *FB = nullptr;
619 bool NotAnalyzed = TII->analyzeBranch(*ExitingBlock, TB, FB, Cond, false);
624 // TB must be non-null. If FB is also non-null, one of them must be
628 if (ExitingBlock != Latch && (TB == Latch || FB == Latch)) {
637 FB = (LTB == Header) ? LTB: LFB;
639 assert ((!FB || TB == Header || FB == Header) && "Branches not to header?");
640 if (!TB || (FB && TB != Header && FB != Header)
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/Target/X86/Disassembler/
X86Disassembler.cpp 1700 const FeatureBitset &FB = STI.getFeatureBits();
1701 if (FB[X86::Mode16Bit]) {
1704 } else if (FB[X86::Mode32Bit]) {
1707 } else if (FB[X86::Mode64Bit]) {
  /src/external/gpl3/binutils/dist/opcodes/
alpha-opc.c 218 #define FB (FA + 1)
220 #define FC (FB + 1)
414 #define ARG_FP { FA, FB, DFC1 }
415 #define ARG_FPZ1 { ZA, FB, DFC1 }
  /src/external/gpl3/binutils.old/dist/opcodes/
alpha-opc.c 218 #define FB (FA + 1)
220 #define FC (FB + 1)
414 #define ARG_FP { FA, FB, DFC1 }
415 #define ARG_FPZ1 { ZA, FB, DFC1 }
  /src/external/gpl3/gdb.old/dist/opcodes/
alpha-opc.c 218 #define FB (FA + 1)
220 #define FC (FB + 1)
414 #define ARG_FP { FA, FB, DFC1 }
415 #define ARG_FPZ1 { ZA, FB, DFC1 }
  /src/external/gpl3/gdb/dist/opcodes/
alpha-opc.c 218 #define FB (FA + 1)
220 #define FC (FB + 1)
414 #define ARG_FP { FA, FB, DFC1 }
415 #define ARG_FPZ1 { ZA, FB, DFC1 }
  /src/sys/external/bsd/sljit/dist/sljit_src/
sljitNativePPC_common.c 125 #define FB(fb) ((fb) << 11)
1742 FAIL_IF(push_inst(compiler, (op == SLJIT_CONV_S32_FROM_F64 ? FCTIWZ : FCTIDZ) | FD(TMP_FREG1) | FB(src)));
1756 FAIL_IF(push_inst(compiler, FCTIWZ | FD(TMP_FREG1) | FB(src)));
1827 FAIL_IF(push_inst(compiler, FCFID | FD(dst_r) | FB(TMP_FREG1)));
1832 return push_inst(compiler, FRSP | FD(dst_r) | FB(dst_r));
1865 FAIL_IF(push_inst(compiler, FSUB | FD(dst_r) | FA(TMP_FREG1) | FB(TMP_FREG2)));
1870 return push_inst(compiler, FRSP | FD(dst_r) | FB(dst_r));
1890 return push_inst(compiler, FCMPU | CRD(4) | FA(src1) | FB(src2))
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
AMDGPUCodeGenPrepare.cpp 901 // float fb = (float)ib;
902 Value *FB = IsSigned ? Builder.CreateSIToFP(IB,F32Ty)
907 Value *RCP = Builder.CreateCall(RcpDecl, { FB });
917 // float fr = mad(fqneg, fb, fa);
922 {FQNeg->getType()}, {FQNeg, FB, FA}, FQ);
931 // fb = fabs(fb);
932 FB = Builder.CreateUnaryIntrinsic(Intrinsic::fabs, FB, FQ);
934 // int cv = fr >= fb;
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/Target/X86/AsmParser/
X86AsmParser.cpp 1210 FeatureBitset FB = ComputeAvailableFeatures(
1212 setAvailableFeatures(FB);
  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/AsmParser/
AMDGPUAsmParser.cpp 1934 auto FB = AsmParser->getFeatureBits();
1935 return isReg() && ((FB[AMDGPU::FeatureWavefrontSize64] && isSCSrcB64()) ||
1936 (FB[AMDGPU::FeatureWavefrontSize32] && isSCSrcB32()));
3971 auto FB = getFeatureBits();
3972 return (FB[AMDGPU::FeatureWavefrontSize64] && Reg == AMDGPU::VCC) ||
3973 (FB[AMDGPU::FeatureWavefrontSize32] && Reg == AMDGPU::VCC_LO);
4075 auto FB = getFeatureBits();
4076 if (FB[AMDGPU::FeatureGFX90AInsts]) {
4086 auto FB = getFeatureBits();
4087 if (!FB[AMDGPU::FeatureGFX90AInsts]
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/Target/ARM/AsmParser/
ARMAsmParser.cpp 594 auto FB = ComputeAvailableFeatures(STI.ToggleFeature(ARM::ModeThumb));
595 setAvailableFeatures(FB);

Completed in 82 milliseconds