HomeSort by: relevance | last modified time | path
    Searched defs:FPSCR (Results 1 - 4 of 4) sorted by relevancy

  /src/external/gpl3/gdb/dist/sim/ppc/
registers.h 267 fpscreg fpscr; member in struct:_registers
345 #define FPSCR cpu_registers(processor)->fpscr
  /src/external/gpl3/gdb.old/dist/sim/arm/
armdefs.h 164 ARMword FPSCR; /* Floating Point Status Register. */
  /src/external/gpl3/gdb.old/dist/sim/ppc/
registers.h 267 fpscreg fpscr; member in struct:_registers
345 #define FPSCR cpu_registers(processor)->fpscr
  /src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
ARMISelLowering.cpp 6097 // The rounding mode is in bits 23:22 of the FPSCR.
6099 // The formula we use to implement this is (((FPSCR + 1 << 22) >> 22) & 3)
6106 SDValue FPSCR =
6108 Chain = FPSCR.getValue(1);
6109 SDValue FltRounds = DAG.getNode(ISD::ADD, dl, MVT::i32, FPSCR,
6124 // The rounding mode is in bits 23:22 of the FPSCR.
6134 // Calculate new value of FPSCR[23:22].
6142 // Get current value of FPSCR.
6145 SDValue FPSCR =
6147 Chain = FPSCR.getValue(1)
    [all...]

Completed in 54 milliseconds