HomeSort by: relevance | last modified time | path
    Searched defs:HHI_GCLK_MPEG2 (Results 1 - 3 of 3) sorted by relevancy

  /src/sys/arch/arm/amlogic/
mesongxbb_clkc.c 47 #define HHI_GCLK_MPEG2 CBUS_REG(0x52)
221 MESON_CLK_GATE(MESONGXBB_CLOCK_USB1_DDR_BRIDGE, "usb1_ddr_bridge", "clk81", HHI_GCLK_MPEG2, 8),
222 MESON_CLK_GATE(MESONGXBB_CLOCK_USB0_DDR_BRIDGE, "usb0_ddr_bridge", "clk81", HHI_GCLK_MPEG2, 9),
223 MESON_CLK_GATE(MESONGXBB_CLOCK_UART2, "uart2", "clk81", HHI_GCLK_MPEG2, 15),
meson8b_clkc.c 53 #define HHI_GCLK_MPEG2 CBUS_REG(0x52)
319 MESON_CLK_GATE(MESON8B_CLOCK_USB1_DDR_BRIDGE, "usb1_ddr_bridge", "clk81", HHI_GCLK_MPEG2, 8),
320 MESON_CLK_GATE(MESON8B_CLOCK_USB0_DDR_BRIDGE, "usb0_ddr_bridge", "clk81", HHI_GCLK_MPEG2, 9),
321 MESON_CLK_GATE(MESON8B_CLOCK_UART2, "uart2", "clk81", HHI_GCLK_MPEG2, 15),
mesong12_clkc.c 123 #define HHI_GCLK_MPEG2 CBUS_REG(0x52)
606 HHI_GCLK_MPEG2, /* reg */ \
611 HHI_GCLK_MPEG2, /* reg */ \
616 HHI_GCLK_MPEG2, /* reg */ \
621 HHI_GCLK_MPEG2, /* reg */ \
626 HHI_GCLK_MPEG2, /* reg */ \
631 HHI_GCLK_MPEG2, /* reg */ \
636 HHI_GCLK_MPEG2, /* reg */ \
641 HHI_GCLK_MPEG2, /* reg */ \
646 HHI_GCLK_MPEG2, /* reg */
    [all...]

Completed in 12 milliseconds