Home	Sort by: relevance | last modified time | path

Full Search in project(s): src Definition Symbol File Path History   | | Help

    Searched defs:HHI_MPLL_CNTL8 (Results 1 - 3 of 3) sorted by relevancy

/src/sys/arch/arm/amlogic/
mesongxbb_clkc.c	58 #define HHI_MPLL_CNTL8 CBUS_REG(0xa7) 135 MESON_CLK_PLL_REG(HHI_MPLL_CNTL8, __BITS(13,0)), /* sdm */ 136 MESON_CLK_PLL_REG(HHI_MPLL_CNTL8, __BIT(15)), /* sdm_enable */ 137 MESON_CLK_PLL_REG(HHI_MPLL_CNTL8, __BITS(24,16)), /* n2 */ 141 MESON_CLK_PLL_REG(HHI_MPLL_CNTL8, __BITS(13,0)), /* sdm */ 142 MESON_CLK_PLL_REG(HHI_MPLL_CNTL8, __BIT(15)), /* sdm_enable */ 143 MESON_CLK_PLL_REG(HHI_MPLL_CNTL8, __BITS(24,16)), /* n2 */ 148 MESON_CLK_GATE(MESONGXBB_CLOCK_MPLL1, "mpll1", "mpll1_div", HHI_MPLL_CNTL8, 14),
meson8b_clkc.c	65 #define HHI_MPLL_CNTL8 CBUS_REG(0xa7) 265 MESON_CLK_PLL_REG(HHI_MPLL_CNTL8, __BITS(13,0)), /* sdm */ 266 MESON_CLK_PLL_REG(HHI_MPLL_CNTL8, __BIT(15)), /* sdm_enable */ 267 MESON_CLK_PLL_REG(HHI_MPLL_CNTL8, __BITS(24,16)), /* n2 */ 278 MESON_CLK_GATE(MESON8B_CLOCK_MPLL1, "mpll1", "mpll1_div", HHI_MPLL_CNTL8, 14),
mesong12_clkc.c	143 #define HHI_MPLL_CNTL8 CBUS_REG(0xa6)

Completed in 43 milliseconds

Indexes created Thu Oct 02 01:09:59 GMT 2025