HomeSort by: relevance | last modified time | path
    Searched defs:JH7110_STGCLK_PCIE_SLV_MAIN (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/external/gpl2/dts/dist/include/dt-bindings/clock/
starfive,jh7110-crg.h 243 #define JH7110_STGCLK_PCIE_SLV_MAIN 14
  /src/sys/arch/riscv/starfive/
jh7110_clkc.c 279 #define JH7110_STGCLK_PCIE_SLV_MAIN 14
722 JH71X0CLKC_GATE(JH7110_STGCLK_PCIE_SLV_MAIN, "pcie_slv_main", "stg_axiahb"), // CLK_IS_CRITICAL

Completed in 14 milliseconds