NetBSD Cross-Reference & Source Code Search Engine

Home	Sort by: relevance \| last modified time \| path

Full Search

in project(s):

Definition

Symbol

File Path

History

| | Help

Searched defs:MSA (Results 1 - 8 of 8) sorted by relevancy

/src/external/gpl3/binutils/dist/opcodes/
micromips-opc.c	116 case 'd': REG (5, 6, MSA); 117 case 'e': REG (5, 11, MSA); 118 case 'h': REG (5, 16, MSA); 291 /* MSA support. / 292 #define MSA ASE_MSA 1403 / MSA Extension. */ 1404 {"sll.b", "+d,+e,+h", 0x5800001a, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 }, 1405 {"sll.h", "+d,+e,+h", 0x5820001a, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 }, 1406 {"sll.w", "+d,+e,+h", 0x5840001a, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 }, 1407 {"sll.d", "+d,+e,+h", 0x5860001a, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 } [all...]
mips-opc.c	104 case 'd': REG (5, 6, MSA); 105 case 'e': REG (5, 11, MSA); 108 case 'h': REG (5, 16, MSA); 405 /* MSA support. / 406 #define MSA ASE_MSA 2616 / MSA Extension. */ 2617 {"sll.b", "+d,+e,+h", 0x7800000d, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 }, 2618 {"sll.h", "+d,+e,+h", 0x7820000d, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 }, 2619 {"sll.w", "+d,+e,+h", 0x7840000d, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 }, 2620 {"sll.d", "+d,+e,+h", 0x7860000d, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 } [all...]
/src/external/gpl3/binutils.old/dist/opcodes/
micromips-opc.c	116 case 'd': REG (5, 6, MSA); 117 case 'e': REG (5, 11, MSA); 118 case 'h': REG (5, 16, MSA); 291 /* MSA support. / 292 #define MSA ASE_MSA 1403 / MSA Extension. */ 1404 {"sll.b", "+d,+e,+h", 0x5800001a, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 }, 1405 {"sll.h", "+d,+e,+h", 0x5820001a, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 }, 1406 {"sll.w", "+d,+e,+h", 0x5840001a, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 }, 1407 {"sll.d", "+d,+e,+h", 0x5860001a, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 } [all...]
mips-opc.c	104 case 'd': REG (5, 6, MSA); 105 case 'e': REG (5, 11, MSA); 108 case 'h': REG (5, 16, MSA); 405 /* MSA support. / 406 #define MSA ASE_MSA 2616 / MSA Extension. */ 2617 {"sll.b", "+d,+e,+h", 0x7800000d, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 }, 2618 {"sll.h", "+d,+e,+h", 0x7820000d, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 }, 2619 {"sll.w", "+d,+e,+h", 0x7840000d, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 }, 2620 {"sll.d", "+d,+e,+h", 0x7860000d, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 } [all...]
/src/external/gpl3/gdb/dist/opcodes/
micromips-opc.c	116 case 'd': REG (5, 6, MSA); 117 case 'e': REG (5, 11, MSA); 118 case 'h': REG (5, 16, MSA); 291 /* MSA support. / 292 #define MSA ASE_MSA 1403 / MSA Extension. */ 1404 {"sll.b", "+d,+e,+h", 0x5800001a, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 }, 1405 {"sll.h", "+d,+e,+h", 0x5820001a, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 }, 1406 {"sll.w", "+d,+e,+h", 0x5840001a, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 }, 1407 {"sll.d", "+d,+e,+h", 0x5860001a, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 } [all...]
mips-opc.c	104 case 'd': REG (5, 6, MSA); 105 case 'e': REG (5, 11, MSA); 108 case 'h': REG (5, 16, MSA); 405 /* MSA support. / 406 #define MSA ASE_MSA 2616 / MSA Extension. */ 2617 {"sll.b", "+d,+e,+h", 0x7800000d, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 }, 2618 {"sll.h", "+d,+e,+h", 0x7820000d, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 }, 2619 {"sll.w", "+d,+e,+h", 0x7840000d, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 }, 2620 {"sll.d", "+d,+e,+h", 0x7860000d, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 } [all...]
/src/external/gpl3/gdb.old/dist/opcodes/
micromips-opc.c	116 case 'd': REG (5, 6, MSA); 117 case 'e': REG (5, 11, MSA); 118 case 'h': REG (5, 16, MSA); 280 /* MSA support. / 281 #define MSA ASE_MSA 1341 / MSA Extension. */ 1342 {"sll.b", "+d,+e,+h", 0x5800001a, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 }, 1343 {"sll.h", "+d,+e,+h", 0x5820001a, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 }, 1344 {"sll.w", "+d,+e,+h", 0x5840001a, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 }, 1345 {"sll.d", "+d,+e,+h", 0x5860001a, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 } [all...]
mips-opc.c	104 case 'd': REG (5, 6, MSA); 105 case 'e': REG (5, 11, MSA); 108 case 'h': REG (5, 16, MSA); 404 /* MSA support. / 405 #define MSA ASE_MSA 2611 / MSA Extension. */ 2612 {"sll.b", "+d,+e,+h", 0x7800000d, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 }, 2613 {"sll.h", "+d,+e,+h", 0x7820000d, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 }, 2614 {"sll.w", "+d,+e,+h", 0x7840000d, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 }, 2615 {"sll.d", "+d,+e,+h", 0x7860000d, 0xffe0003f, WR_1\|RD_2\|RD_3, 0, 0, MSA, 0 } [all...]

Completed in 44 milliseconds