HomeSort by: relevance | last modified time | path
    Searched defs:Rev (Results 1 - 9 of 9) sorted by relevancy

  /src/external/apache2/llvm/dist/clang/lib/Basic/Targets/
OSTargets.cpp 51 unsigned Maj, Min, Rev;
53 Triple.getMacOSXVersion(Maj, Min, Rev);
56 Triple.getOSVersion(Maj, Min, Rev);
64 PlatformMinVersion = VersionTuple(Maj, Min, Rev);
70 assert(Maj < 100 && Min < 100 && Rev < 100 && "Invalid version!");
76 Str[3] = '0' + (Rev / 10);
77 Str[4] = '0' + (Rev % 10);
85 Str[4] = '0' + (Rev / 10);
86 Str[5] = '0' + (Rev % 10);
96 assert(Maj < 10 && Min < 100 && Rev < 100 && "Invalid version!")
    [all...]
SystemZ.cpp 99 const auto Rev =
103 if (Rev == std::end(ISARevisions))
105 return Rev->ISARevisionID;
110 for (const ISANameRevision &Rev : ISARevisions)
111 Values.push_back(Rev.Name);
OSTargets.h 376 unsigned Maj, Min, Rev;
377 Triple.getEnvironmentVersion(Maj, Min, Rev);
379 this->PlatformMinVersion = VersionTuple(Maj, Min, Rev);
  /src/sys/external/bsd/gnu-efi/dist/inc/
romload.h 17 UINT8 Rev;
efi_pxe.h 762 PXE_UINT8 Rev; // PXE_ROMID_REV
857 PXE_UINT8 Rev; // PXE_ROMID_REV
  /src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/Disassembler/
HexagonDisassembler.cpp 503 const bool Rev = HexagonMCInstrInfo::IsReverseVecRegPair(Producer);
505 Rev ? Producer - Hexagon::WR0 : Producer - Hexagon::W0;
  /src/sys/arch/i386/stand/pxeboot/
pxe.h 303 uint8_t Rev;
  /src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
AArch64ISelLowering.cpp 8555 /// isREVMask - Check if a vector shuffle corresponds to a REV
8560 "Only possible block sizes for REV are: 16, 32, 64");
9071 SDValue Rev = DAG.getNode(AArch64ISD::REV64, dl, VT, V1);
9072 return DAG.getNode(AArch64ISD::EXT, dl, VT, Rev, Rev,
  /src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
ARMISelLowering.cpp 9675 // Use Mul(X, Rev(X)) until 4 items remain. Going down to 4 vector elements
9679 SDValue Rev = DAG.getNode(RevOpcode, dl, VT, Op0);
9680 Op0 = DAG.getNode(BaseOpcode, dl, VT, Op0, Rev);
15251 // !rev: 0 N 1 N+1 2 N+2 ...
15252 // rev: N 0 N+1 1 N+2 2 ...
15256 auto isVMOVNShuffle = [&](ShuffleVectorSDNode *SVN, bool Rev) {
15262 unsigned Off0 = Rev ? NumElts : 0;
15263 unsigned Off1 = Rev ? 0 : NumElts;
16105 // 16-bits of x is zero. This optimizes rev + lsr 16 to rev16.
18318 // Looking for "rev" which is V6+
    [all...]

Completed in 70 milliseconds