HomeSort by: relevance | last modified time | path
    Searched defs:SBIC_CSR_RESET (Results 1 - 5 of 5) sorted by relevancy

  /src/sys/arch/acorn32/podulebus/
sbicreg.h 211 #define SBIC_CSR_RESET 0x00 /* chip was reset */
220 #define SBIC_CSR_RESET 0x00 /* reset w/advanced features*/
  /src/sys/arch/amiga/dev/
sbicreg.h 211 #define SBIC_CSR_RESET 0x00 /* chip was reset */
220 #define SBIC_CSR_RESET 0x00 /* reset w/advanced features*/
  /src/sys/arch/mvme68k/dev/
sbicreg.h 211 #define SBIC_CSR_RESET 0x00 /* chip was reset */
220 #define SBIC_CSR_RESET 0x00 /* reset w/advanced features */
  /src/sys/arch/sgimips/stand/common/
iris_scsireg.h 284 #define SBIC_CSR_RESET 0x00 /* chip was reset */
293 #define SBIC_CSR_RESET 0x00 /* reset w/advanced features*/
  /src/sys/dev/ic/
wd33c93reg.h 258 #define SBIC_CSR_RESET 0x00 /* chip was reset */
267 #define SBIC_CSR_RESET 0x00 /* reset w/advanced features*/

Completed in 15 milliseconds