HomeSort by: relevance | last modified time | path
    Searched defs:SD4 (Results 1 - 4 of 4) sorted by relevancy

  /src/external/gpl3/binutils/dist/opcodes/
ppc-opc.c 3526 /* The SD field of the SD4 form instruction. */
3530 /* The SD field of the SD4 form instruction, for halfword. */
3534 /* The SD field of the SD4 form instruction, for word. */
4387 /* An SD4 form instruction. This is a 16-bit instruction. */
4388 #define SD4(op) ((((uint64_t)(op)) & 0xf) << 12)
4389 #define SD4_MASK SD4(0xf)
10338 {"se_lbz", SD4(8), SD4_MASK, PPCVLE, 0, {RZ, SE_SD, RX}},
10340 {"se_stb", SD4(9), SD4_MASK, PPCVLE, 0, {RZ, SE_SD, RX}},
10342 {"se_lhz", SD4(10), SD4_MASK, PPCVLE, 0, {RZ, SE_SDH, RX}},
10344 {"se_sth", SD4(11), SD4_MASK, PPCVLE, 0, {RZ, SE_SDH, RX}}
    [all...]
  /src/external/gpl3/binutils.old/dist/opcodes/
ppc-opc.c 3526 /* The SD field of the SD4 form instruction. */
3530 /* The SD field of the SD4 form instruction, for halfword. */
3534 /* The SD field of the SD4 form instruction, for word. */
4386 /* An SD4 form instruction. This is a 16-bit instruction. */
4387 #define SD4(op) ((((uint64_t)(op)) & 0xf) << 12)
4388 #define SD4_MASK SD4(0xf)
10273 {"se_lbz", SD4(8), SD4_MASK, PPCVLE, 0, {RZ, SE_SD, RX}},
10275 {"se_stb", SD4(9), SD4_MASK, PPCVLE, 0, {RZ, SE_SD, RX}},
10277 {"se_lhz", SD4(10), SD4_MASK, PPCVLE, 0, {RZ, SE_SDH, RX}},
10279 {"se_sth", SD4(11), SD4_MASK, PPCVLE, 0, {RZ, SE_SDH, RX}}
    [all...]
  /src/external/gpl3/gdb/dist/opcodes/
ppc-opc.c 3448 /* The SD field of the SD4 form instruction. */
3452 /* The SD field of the SD4 form instruction, for halfword. */
3456 /* The SD field of the SD4 form instruction, for word. */
4296 /* An SD4 form instruction. This is a 16-bit instruction. */
4297 #define SD4(op) ((((uint64_t)(op)) & 0xf) << 12)
4298 #define SD4_MASK SD4(0xf)
10130 {"se_lbz", SD4(8), SD4_MASK, PPCVLE, 0, {RZ, SE_SD, RX}},
10132 {"se_stb", SD4(9), SD4_MASK, PPCVLE, 0, {RZ, SE_SD, RX}},
10134 {"se_lhz", SD4(10), SD4_MASK, PPCVLE, 0, {RZ, SE_SDH, RX}},
10136 {"se_sth", SD4(11), SD4_MASK, PPCVLE, 0, {RZ, SE_SDH, RX}}
    [all...]
  /src/external/gpl3/gdb.old/dist/opcodes/
ppc-opc.c 3448 /* The SD field of the SD4 form instruction. */
3452 /* The SD field of the SD4 form instruction, for halfword. */
3456 /* The SD field of the SD4 form instruction, for word. */
4296 /* An SD4 form instruction. This is a 16-bit instruction. */
4297 #define SD4(op) ((((uint64_t)(op)) & 0xf) << 12)
4298 #define SD4_MASK SD4(0xf)
10119 {"se_lbz", SD4(8), SD4_MASK, PPCVLE, 0, {RZ, SE_SD, RX}},
10121 {"se_stb", SD4(9), SD4_MASK, PPCVLE, 0, {RZ, SE_SD, RX}},
10123 {"se_lhz", SD4(10), SD4_MASK, PPCVLE, 0, {RZ, SE_SDH, RX}},
10125 {"se_sth", SD4(11), SD4_MASK, PPCVLE, 0, {RZ, SE_SDH, RX}}
    [all...]

Completed in 69 milliseconds