HomeSort by: relevance | last modified time | path
    Searched defs:clkgen (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/external/gpl2/dts/dist/arch/riscv/boot/dts/starfive/
jh7100.dtsi 188 clocks = <&clkgen JH7100_CLK_SDIO0_AHB>,
189 <&clkgen JH7100_CLK_SDIO0_CCLKINT_INV>;
201 clocks = <&clkgen JH7100_CLK_SDIO1_AHB>,
202 <&clkgen JH7100_CLK_SDIO1_CCLKINT_INV>;
214 clocks = <&clkgen JH7100_CLK_GMAC_ROOT_DIV>,
215 <&clkgen JH7100_CLK_GMAC_AHB>,
216 <&clkgen JH7100_CLK_GMAC_PTP_REF>,
217 <&clkgen JH7100_CLK_GMAC_TX_INV>,
218 <&clkgen JH7100_CLK_GMAC_GTX>;
242 clkgen: clock-controller@11800000 label
    [all...]
  /src/sys/external/gpl2/dts/dist/arch/riscv/boot/dts/sophgo/
sg2042.dtsi 7 #include <dt-bindings/clock/sophgo,sg2042-clkgen.h>
60 clocks = <&clkgen GATE_CLK_RP_CPU_NORMAL>;
65 clkgen: clock-controller@7030012000 { label in label:soc
66 compatible = "sophgo,sg2042-clkgen";
394 clocks = <&clkgen GATE_CLK_UART_500M>,
395 <&clkgen GATE_CLK_APB_UART>;

Completed in 13 milliseconds