/src/lib/libusbhid/ |
data.c | 40 unsigned int hpos; local in function:hid_get_data 49 hpos = h->pos; /* bit position of data */ 54 offs = hpos / 8; 55 end = (hpos + hsize + 7) / 8 - offs; 59 data >>= hpos % 8; 74 unsigned int hpos; local in function:hid_set_data 82 hpos = h->pos; /* bit position of data */ 91 data = ((uint32_t)data) << (hpos % 8); 92 mask = ((uint32_t)mask) << (hpos % 8); 95 offs = hpos / 8 [all...] |
/src/sys/external/bsd/drm2/dist/drm/radeon/ |
radeon_kms.c | 763 int vpos, hpos, stat; local in function:radeon_get_vblank_counter_kms 792 &vpos, &hpos, NULL, NULL,
|
radeon_pm.c | 1800 int crtc, vpos, hpos, vbl_status; local in function:radeon_pm_in_vbl 1811 &vpos, &hpos, NULL, NULL,
|
radeon_display.c | 294 int vpos, hpos; local in function:radeon_crtc_handle_vblank 327 * start of real vblank in hpos. vpos >= 0 && hpos < 0 means we are in 332 * vblank, not only at leading edge, so if update_pending for hpos >= 0 346 &vpos, &hpos, NULL, NULL, 348 ((vpos >= 0 && hpos < 0) || (hpos >= 0 && !ASIC_IS_AVIVO(rdev)))) { 424 int vpos, hpos; local in function:radeon_flip_work_func 462 &vpos, &hpos, NULL, NULL, 1785 * to true start of vblank in *hpos [all...] |
/src/sys/external/bsd/drm2/dist/drm/i2c/ |
ch7006_mode.c | 340 int flicker, contrast, hpos, vpos; local in function:ch7006_setup_properties 357 hpos = round_fixed((norm->hvirtual * aspect - mode->hdisplay * scale) 360 setbitf(state, CH7006_POV, HPOS_8, hpos); 361 setbitf(state, CH7006_HPOS, 0, hpos); 369 ch7006_dbg(client, "hpos: %d, vpos: %d\n", hpos, vpos);
|
/src/sys/dev/hid/ |
hid.c | 462 u_int hpos = loc->pos; local in function:hid_get_udata 471 off = hpos / 8; 472 num = (hpos + hsize + 7) / 8 - off; 477 data >>= hpos % 8; 481 DPRINTFN(10,("hid_get_udata: loc %d/%d = %lu\n", hpos, hsize, data));
|
/src/sys/dev/usb/ |
auvitek_video.c | 282 uint16_t vpos = 0, hpos = 0; local in function:auvitek_start_transfer 289 auvitek_write_1(sc, AU0828_REG_HPOS_LO, hpos & 0xff); 290 auvitek_write_1(sc, AU0828_REG_HPOS_HI, hpos >> 8);
|
/src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/ |
amdgpu_display.c | 88 int vpos, hpos; local in function:amdgpu_display_flip_work_func 102 &vpos, &hpos, NULL, NULL, 787 * to true start of vblank in *hpos. 790 * \param *hpos Location where horizontal scanout position should go. 812 int *hpos, ktime_t *stime, ktime_t *etime, 838 *hpos = (position >> 16) & 0x1fff; 855 /* Caller wants distance from real vbl_start in *hpos */ 856 *hpos = *vpos - vbl_start;
|
amdgpu_kms.c | 1130 int vpos, hpos, stat; local in function:amdgpu_get_vblank_counter_kms 1158 &vpos, &hpos, NULL, NULL,
|
/src/sys/external/bsd/drm2/dist/drm/ |
drm_vblank.c | 651 int vpos, hpos, i; local in function:drm_calc_vbltimestamp_from_scanoutpos 694 * Get vertical and horizontal scanout position vpos, hpos, 699 &vpos, &hpos, 731 delta_ns = div_s64(1000000LL * (vpos * mode->crtc_htotal + hpos), 746 pipe, hpos, vpos,
|
/src/sys/external/bsd/drm2/dist/drm/i915/display/ |
dvo_ns2501.c | 223 u16 hpos; /* horizontal position + 256, 98/99 */ member in struct:ns2501_configuration 250 .hpos = 0, 270 .hpos = 0, 289 .hpos = 0, 634 ns2501_writeb(dvo, NS2501_REG98, conf->hpos & 0xff); 635 ns2501_writeb(dvo, NS2501_REG99, conf->hpos >> 8);
|
intel_sdvo.c | 147 struct drm_property *hpos; member in struct:intel_sdvo_connector 177 unsigned overscan_h, overscan_v, hpos, vpos, sharpness; member in struct:intel_sdvo_connector_state::__anon1cc5b4120108 1390 if (intel_sdvo_conn->hpos) 1391 UPDATE_PROPERTY(sdvo_state->tv.hpos, HPOS); 2295 else if (property == intel_sdvo_connector->hpos) 2296 *val = sdvo_state->tv.hpos; 2353 else if (property == intel_sdvo_connector->hpos) 2354 sdvo_state->tv.hpos = val; 3103 ENHANCEMENT(&sdvo_state->tv, hpos, HPOS) [all...] |
intel_sdvo_regs.h | 612 unsigned int hpos:1; member in struct:intel_sdvo_enhancements_reply
|
/src/sys/external/bsd/drm2/dist/drm/amd/display/amdgpu_dm/ |
amdgpu_dm.c | 312 uint32_t vpos, hpos, v_blank_start, v_blank_end; local in function:dm_pflip_high_irq 349 &v_blank_end, &hpos, &vpos) || 6347 int planes_count = 0, vpos, hpos; local in function:amdgpu_dm_commit_planes 6528 0, &vpos, &hpos, NULL,
|