HomeSort by: relevance | last modified time | path
    Searched defs:hspw (Results 1 - 5 of 5) sorted by relevancy

  /src/sys/arch/arm/ti/
ti_lcdc.c 163 const u_int hspw = adjusted_mode->crtc_hsync_end - adjusted_mode->crtc_hsync_start; local in function:tilcdc_mode_set
194 RASTER_TIMING_0_HSW(hspw) |
206 RASTER_TIMING_2_HSW(hspw) |
  /src/sys/arch/arm/nvidia/
tegra_drm_mode.c 575 const u_int hspw = mode->crtc_hsync_end - mode->crtc_hsync_start; local in function:tegra_crtc_mode_set
632 const u_int pulse_start = 1 + hspw + hbp - 10;
650 __SHIFTIN(hspw, DC_DISP_SYNC_WIDTH_H));
1028 const u_int hspw = mode->hsync_end - mode->hsync_start; local in function:tegra_encoder_mode_set
1031 const u_int max_ac_packet = (hspw + hbp + hfp - rekey - 18) / 32;
  /src/sys/arch/arm/sunxi/
sunxi_tcon.c 734 const u_int hspw = mode->hsync_end - mode->hsync_start; local in function:sunxi_tcon1_set_videomode
793 ((hspw - 1) << 16) | (vspw - 1));
sunxi_hdmi.c 842 const u_int hspw = mode->hsync_end - mode->hsync_start; local in function:sunxi_hdmi_set_videomode
857 mode->hdisplay, hbp, hfp, hspw);
972 val = __SHIFTIN((hspw << dblscan_p) - 1,
sunxi_lcdc.c 221 const u_int hspw = mode->crtc_hsync_end - mode->crtc_hsync_start; local in function:sunxi_lcdc_tcon0_commit
235 TCON_WRITE(sc, TCON0_BASIC3_REG, ((hspw - 1) << 16) | (vspw - 1));
274 const u_int hspw = mode->crtc_hsync_end - mode->crtc_hsync_start; local in function:sunxi_lcdc_tcon1_commit
290 TCON_WRITE(sc, TCON1_BASIC5_REG, ((hspw - 1) << 16) | (vspw - 1));

Completed in 35 milliseconds