| /src/external/gpl3/gcc/dist/gcc/config/i386/ |
| x86-tune-sched-atom.cc | 48 rtx set, insn1, insn2; local 73 insn2 = PATTERN (insn); 74 if (GET_CODE (insn2) == PARALLEL) 75 insn2 = XVECEXP (insn2, 0, 0); 76 if (GET_CODE (insn2) == SET 77 && GET_CODE (SET_SRC (insn2)) == MULT 78 && GET_MODE (SET_SRC (insn2)) == SImode)
|
| /src/external/gpl3/gcc.old/dist/gcc/config/i386/ |
| x86-tune-sched-atom.cc | 48 rtx set, insn1, insn2; local 73 insn2 = PATTERN (insn); 74 if (GET_CODE (insn2) == PARALLEL) 75 insn2 = XVECEXP (insn2, 0, 0); 76 if (GET_CODE (insn2) == SET 77 && GET_CODE (SET_SRC (insn2)) == MULT 78 && GET_MODE (SET_SRC (insn2)) == SImode)
|
| /src/external/gpl3/binutils/dist/opcodes/ |
| avr-dis.c | 53 unsigned int insn2, 176 *sym_addr = ((((insn & 1) | ((insn & 0x1f0) >> 3)) << 16) | insn2) * 2; 219 unsigned int val = insn2 | 0x800000; 222 sprintf (buf, "0x%04X", insn2); 344 uint16_t insn, insn2; local 434 insn2 = 0; 439 if (avrdis_opcode (addr + 2, info, &insn2) != 0) 448 ok = avr_operand (insn, insn2, addr, *constraints, opcode_str, op1, 453 ok = avr_operand (insn, insn2, addr, *(++constraints), opcode_str,
|
| v850-dis.c | 652 unsigned long insn = 0, insn2 = 0; local 697 insn2 = bfd_getl16 (buffer); 698 /* fprintf (stderr, "insn2 0x%08lx\n", insn2); */ 706 && !status2 && (insn2 & 0x1) == 0) 712 && !status2 && (insn2 & 0x1) == 0) 718 && !status2 && (insn2 & 0x1) == 0) 729 && !status2 && (insn2 & 0x000f) == 0x0009) 731 && !status2 && (insn2 & 0x000f) == 0x000f)) 742 && !status2 && (insn2 & 0x000f) == 0x0005 [all...] |
| ppc-dis.c | 760 uint64_t insn2; local 765 insn2 = insn; 767 insn2 >>= 16; 768 if ((insn2 & table_mask) != table_opcd 860 uint64_t insn2; local 865 insn2 = insn; 866 if ((insn2 & table_mask) != table_opcd
|
| /src/external/gpl3/binutils.old/dist/opcodes/ |
| avr-dis.c | 53 unsigned int insn2, 176 *sym_addr = ((((insn & 1) | ((insn & 0x1f0) >> 3)) << 16) | insn2) * 2; 219 unsigned int val = insn2 | 0x800000; 222 sprintf (buf, "0x%04X", insn2); 344 uint16_t insn, insn2; local 434 insn2 = 0; 439 if (avrdis_opcode (addr + 2, info, &insn2) != 0) 448 ok = avr_operand (insn, insn2, addr, *constraints, opcode_str, op1, 453 ok = avr_operand (insn, insn2, addr, *(++constraints), opcode_str,
|
| v850-dis.c | 652 unsigned long insn = 0, insn2 = 0; local 697 insn2 = bfd_getl16 (buffer); 698 /* fprintf (stderr, "insn2 0x%08lx\n", insn2); */ 706 && !status2 && (insn2 & 0x1) == 0) 712 && !status2 && (insn2 & 0x1) == 0) 718 && !status2 && (insn2 & 0x1) == 0) 729 && !status2 && (insn2 & 0x000f) == 0x0009) 731 && !status2 && (insn2 & 0x000f) == 0x000f)) 742 && !status2 && (insn2 & 0x000f) == 0x0005 [all...] |
| ppc-dis.c | 749 uint64_t insn2; local 754 insn2 = insn; 756 insn2 >>= 16; 757 if ((insn2 & table_mask) != table_opcd 849 uint64_t insn2; local 854 insn2 = insn; 855 if ((insn2 & table_mask) != table_opcd
|
| /src/external/gpl3/gdb/dist/gdb/arch/ |
| arm-get-next-pcs.c | 54 unsigned short insn1, insn2; local 74 insn2 = self->ops->read_mem_uint (loc, 2, byte_order_for_code); 78 || ((insn1 & 0xfff0) == 0xe8d0 && (insn2 & 0x00c0) == 0x0040))) 112 insn2 = self->ops->read_mem_uint (loc, 2, byte_order_for_code); 120 && (insn2 & 0xd000) == 0x8000 128 imm2 = bits (insn2, 0, 10); 129 j1 = bit (insn2, 13); 130 j2 = bit (insn2, 11); 147 else if (thumb2_instruction_changes_pc (insn1, insn2)) 152 || ((insn1 & 0xfff0) == 0xe8c0 && (insn2 & 0x00c0) == 0x0040) [all...] |
| /src/external/gpl3/gdb/dist/gdb/ |
| m68k-linux-tdep.c | 46 /* Check whether insn1 and insn2 are parts of a signal trampoline. */ 48 #define IS_SIGTRAMP(insn1, insn2) \ 50 (insn1 == 0xdefc0014 && insn2 == 0x70774e40) \ 54 #define IS_RT_SIGTRAMP(insn1, insn2) \ 56 (insn1 == 0x203c0000 && insn2 == 0x00ad4e40) \ 58 || (insn1 == 0x70524600 && (insn2 >> 16) == 0x4e40)) 70 unsigned long insn0, insn1, insn2; 76 insn2 = extract_unsigned_integer (buf + 8, 4, byte_order); 77 if (IS_SIGTRAMP (insn1, insn2)) 79 if (IS_RT_SIGTRAMP (insn1, insn2)) 69 unsigned long insn0, insn1, insn2; local [all...] |
| /src/external/gpl3/gdb/dist/opcodes/ |
| avr-dis.c | 53 unsigned int insn2, 176 *sym_addr = ((((insn & 1) | ((insn & 0x1f0) >> 3)) << 16) | insn2) * 2; 219 unsigned int val = insn2 | 0x800000; 222 sprintf (buf, "0x%04X", insn2); 344 uint16_t insn, insn2; local 434 insn2 = 0; 439 if (avrdis_opcode (addr + 2, info, &insn2) != 0) 448 ok = avr_operand (insn, insn2, addr, *constraints, opcode_str, op1, 453 ok = avr_operand (insn, insn2, addr, *(++constraints), opcode_str,
|
| v850-dis.c | 652 unsigned long insn = 0, insn2 = 0; local 697 insn2 = bfd_getl16 (buffer); 698 /* fprintf (stderr, "insn2 0x%08lx\n", insn2); */ 706 && !status2 && (insn2 & 0x1) == 0) 712 && !status2 && (insn2 & 0x1) == 0) 718 && !status2 && (insn2 & 0x1) == 0) 729 && !status2 && (insn2 & 0x000f) == 0x0009) 731 && !status2 && (insn2 & 0x000f) == 0x000f)) 742 && !status2 && (insn2 & 0x000f) == 0x0005 [all...] |
| ppc-dis.c | 739 uint64_t insn2; local 744 insn2 = insn; 746 insn2 >>= 16; 747 if ((insn2 & table_mask) != table_opcd 839 uint64_t insn2; local 844 insn2 = insn; 845 if ((insn2 & table_mask) != table_opcd
|
| /src/external/gpl3/gdb.old/dist/gdb/arch/ |
| arm-get-next-pcs.c | 55 unsigned short insn1, insn2; local 75 insn2 = self->ops->read_mem_uint (loc, 2, byte_order_for_code); 79 || ((insn1 & 0xfff0) == 0xe8d0 && (insn2 & 0x00c0) == 0x0040))) 113 insn2 = self->ops->read_mem_uint (loc, 2, byte_order_for_code); 121 && (insn2 & 0xd000) == 0x8000 129 imm2 = bits (insn2, 0, 10); 130 j1 = bit (insn2, 13); 131 j2 = bit (insn2, 11); 148 else if (thumb2_instruction_changes_pc (insn1, insn2)) 153 || ((insn1 & 0xfff0) == 0xe8c0 && (insn2 & 0x00c0) == 0x0040) [all...] |
| /src/external/gpl3/gdb.old/dist/gdb/ |
| m68k-linux-tdep.c | 46 /* Check whether insn1 and insn2 are parts of a signal trampoline. */ 48 #define IS_SIGTRAMP(insn1, insn2) \ 50 (insn1 == 0xdefc0014 && insn2 == 0x70774e40) \ 54 #define IS_RT_SIGTRAMP(insn1, insn2) \ 56 (insn1 == 0x203c0000 && insn2 == 0x00ad4e40) \ 58 || (insn1 == 0x70524600 && (insn2 >> 16) == 0x4e40)) 70 unsigned long insn0, insn1, insn2; 76 insn2 = extract_unsigned_integer (buf + 8, 4, byte_order); 77 if (IS_SIGTRAMP (insn1, insn2)) 79 if (IS_RT_SIGTRAMP (insn1, insn2)) 69 unsigned long insn0, insn1, insn2; local [all...] |
| /src/external/gpl3/gdb.old/dist/opcodes/ |
| avr-dis.c | 53 unsigned int insn2, 176 *sym_addr = ((((insn & 1) | ((insn & 0x1f0) >> 3)) << 16) | insn2) * 2; 219 unsigned int val = insn2 | 0x800000; 222 sprintf (buf, "0x%04X", insn2); 344 uint16_t insn, insn2; local 434 insn2 = 0; 439 if (avrdis_opcode (addr + 2, info, &insn2) != 0) 448 ok = avr_operand (insn, insn2, addr, *constraints, opcode_str, op1, 453 ok = avr_operand (insn, insn2, addr, *(++constraints), opcode_str,
|
| v850-dis.c | 652 unsigned long insn = 0, insn2 = 0; local 697 insn2 = bfd_getl16 (buffer); 698 /* fprintf (stderr, "insn2 0x%08lx\n", insn2); */ 706 && !status2 && (insn2 & 0x1) == 0) 712 && !status2 && (insn2 & 0x1) == 0) 718 && !status2 && (insn2 & 0x1) == 0) 729 && !status2 && (insn2 & 0x000f) == 0x0009) 731 && !status2 && (insn2 & 0x000f) == 0x000f)) 742 && !status2 && (insn2 & 0x000f) == 0x0005 [all...] |
| ppc-dis.c | 739 uint64_t insn2; local 744 insn2 = insn; 746 insn2 >>= 16; 747 if ((insn2 & table_mask) != table_opcd 839 uint64_t insn2; local 844 insn2 = insn; 845 if ((insn2 & table_mask) != table_opcd
|
| /src/external/gpl3/gcc/dist/gcc/ |
| sched-ebb.cc | 230 rank (rtx_insn *insn1, rtx_insn *insn2) 233 basic_block bb2 = BLOCK_FOR_INSN (insn2); 311 "similar load" 'insn2' is found, and hence LOAD_INSN can move 345 rtx_insn *insn2 = DEP_CON (fore_dep); 346 basic_block insn2_block = BLOCK_FOR_INSN (insn2); 354 /* Found a DEF-USE dependence (insn1, insn2). */ 355 if (haifa_classify_insn (insn2) != PFREE_CANDIDATE) 356 /* insn2 not guaranteed to be a 1 base reg load. */ 364 /* insn2 is the similar load. */ 342 rtx_insn *insn2 = DEP_CON (fore_dep); local
|
| lra-remat.cc | 459 rtx_insn *insn2 = regno_potential_cand[src_regno].insn; 461 if (insn2 != NULL 464 && BLOCK_FOR_INSN (insn2) == BLOCK_FOR_INSN (insn) 465 && insn2 == prev_nonnote_nondebug_insn (insn)) 467 create_cand (insn2, regno_potential_cand[src_regno].nop, 796 rtx_insn *insn2 = lra_insn_recog_data[uid]->insn; 798 cand = insn_to_cand[INSN_UID (insn2)]; 805 || reg_overlap_for_remat_p (reg, insn2)) 817 rtx_insn *insn2 = lra_insn_recog_data[uid]->insn; 819 cand = insn_to_cand[INSN_UID (insn2)]; 457 rtx_insn *insn2 = regno_potential_cand[src_regno].insn; local 791 rtx_insn *insn2 = lra_insn_recog_data[uid]->insn; local 812 rtx_insn *insn2 = lra_insn_recog_data[uid]->insn; local [all...] |
| /src/external/gpl3/gcc.old/dist/gcc/ |
| sched-ebb.cc | 230 rank (rtx_insn *insn1, rtx_insn *insn2) 233 basic_block bb2 = BLOCK_FOR_INSN (insn2); 311 "similar load" 'insn2' is found, and hence LOAD_INSN can move 345 rtx_insn *insn2 = DEP_CON (fore_dep); 346 basic_block insn2_block = BLOCK_FOR_INSN (insn2); 354 /* Found a DEF-USE dependence (insn1, insn2). */ 355 if (haifa_classify_insn (insn2) != PFREE_CANDIDATE) 356 /* insn2 not guaranteed to be a 1 base reg load. */ 364 /* insn2 is the similar load. */ 342 rtx_insn *insn2 = DEP_CON (fore_dep); local
|
| lra-remat.cc | 459 rtx_insn *insn2 = regno_potential_cand[src_regno].insn; 461 if (insn2 != NULL 464 && BLOCK_FOR_INSN (insn2) == BLOCK_FOR_INSN (insn) 465 && insn2 == prev_nonnote_nondebug_insn (insn)) 467 create_cand (insn2, regno_potential_cand[src_regno].nop, 796 rtx_insn *insn2 = lra_insn_recog_data[uid]->insn; 798 cand = insn_to_cand[INSN_UID (insn2)]; 805 || reg_overlap_for_remat_p (reg, insn2)) 817 rtx_insn *insn2 = lra_insn_recog_data[uid]->insn; 819 cand = insn_to_cand[INSN_UID (insn2)]; 457 rtx_insn *insn2 = regno_potential_cand[src_regno].insn; local 791 rtx_insn *insn2 = lra_insn_recog_data[uid]->insn; local 812 rtx_insn *insn2 = lra_insn_recog_data[uid]->insn; local [all...] |
| /src/external/gpl3/binutils/dist/bfd/ |
| coff-alpha.c | 973 bfd_vma insn2 = bfd_get_32 (input_bfd, p + rel->addend); 976 BFD_ASSERT (((insn2 >> 26) & 0x3f) == 0x08); /* lda */ 981 + ((((insn2 & 0xffff) ^ 0x8000) - 0x8000))); 996 insn2 = (insn2 & ~0xffff) | (addend & 0xffff); 999 bfd_put_32 (input_bfd, insn2, p + rel->addend); 1630 bfd_vma insn2 = bfd_get_32 (input_bfd, p + r_symndx); 1633 BFD_ASSERT (((insn2 >> 26) & 0x3f) == 0x08); /* lda */ 1638 + (((insn2 & 0xffff) ^ 0x8000) - 0x8000)); 1651 insn2 = (insn2 & ~0xffff) | (addend & 0xffff) 968 bfd_vma insn2 = bfd_get_32 (input_bfd, p + rel->addend); local 1624 bfd_vma insn2 = bfd_get_32 (input_bfd, p + r_symndx); local [all...] |
| /src/external/gpl3/binutils/dist/gas/config/ |
| tc-d30v.c | 681 unsigned long insn2, 727 ins = insn2; 937 long long insn2, 966 && parallel_ok (opcode1, insn1, opcode2, insn2, exec_type) 979 insn = FM00 | (insn2 << 32) | insn1; 982 insn = FM00 | (insn1 << 32) | insn2; 1017 insn = FM10 | (insn2 << 32) | insn1; 1023 insn = FM01 | (insn1 << 32) | insn2; 1031 if (! parallel_ok (opcode1, insn1, opcode2, insn2, exec_type)) 1038 insn = FM00 | (insn2 << 32) | insn1 1903 unsigned long insn, insn2; local [all...] |
| tc-pru.c | 822 uint32_t insn2 = insn >> 32; 824 SET_INSN_FIELD (IMM16, insn2, fixup & 0xffff); 827 SET_INSN_FIELD (RDSEL, insn2, RSEL_15_0); 830 md_number_to_chars (buf + 4, insn2, 4); 1496 unsigned long insn2; 1503 insn2 = insn->insn_code; 1504 SET_INSN_FIELD (IMM16, insn2, insn->ldi32_imm32 & 0xffff); 1505 SET_INSN_FIELD (RDSEL, insn2, RSEL_15_0); 1506 md_number_to_chars (f + 4, insn2, 4); 816 uint32_t insn2 = insn >> 32; local 1488 unsigned long insn2; local
|