| /src/sys/external/bsd/compiler_rt/dist/lib/builtins/ | 
| udivsi3.c | 28     unsigned sr;  local in function:__udivsi3 34     sr = __builtin_clz(d) - __builtin_clz(n);
 35     /* 0 <= sr <= n_uword_bits - 1 or sr large */
 36     if (sr > n_uword_bits - 1)  /* d > r */
 38     if (sr == n_uword_bits - 1)  /* d == 1 */
 40     ++sr;
 41     /* 1 <= sr <= n_uword_bits - 1 */
 43     q = n << (n_uword_bits - sr);
 44     r = n >> sr;
 [all...]
 | 
| udivmoddi4.c | 34     unsigned sr;  local in function:__udivmoddi4 102         sr = __builtin_clz(d.s.high) - __builtin_clz(n.s.high);
 103         /* 0 <= sr <= n_uword_bits - 2 or sr large */
 104         if (sr > n_uword_bits - 2)
 110         ++sr;
 111         /* 1 <= sr <= n_uword_bits - 1 */
 112         /* q.all = n.all << (n_udword_bits - sr); */
 114         q.s.high = n.s.low << (n_uword_bits - sr);
 115         /* r.all = n.all >> sr; */
 [all...]
 | 
| udivmodti4.c | 36     unsigned sr;  local in function:__udivmodti4 104         sr = __builtin_clzll(d.s.high) - __builtin_clzll(n.s.high);
 105         /* 0 <= sr <= n_udword_bits - 2 or sr large */
 106         if (sr > n_udword_bits - 2)
 112         ++sr;
 113         /* 1 <= sr <= n_udword_bits - 1 */
 114         /* q.all = n.all << (n_utword_bits - sr); */
 116         q.s.high = n.s.low << (n_udword_bits - sr);
 117         /* r.all = n.all >> sr; */
 [all...]
 | 
| /src/sys/arch/emips/stand/common/ | 
| start.h | 49     uint32_t sr;           /* c0_status */  member in struct:_CXTINFO 
 | 
| /src/sys/arch/mips/mips/ | 
| process_machdep.c | 128 	mips_reg_t sr;  local in function:process_write_regs 130 	sr = tf->tf_regs[_R_SR];
 132 	tf->tf_regs[_R_SR] = sr;
 
 | 
| /src/sys/arch/hpc/stand/hpcboot/sh3/ | 
| sh_arch.cpp | 145 	uint32_t sr;  local in function:suspendIntr 148 	    "stc	sr, r0\n"
 151 	    "ldc	r0, sr\n", &sr, 0x000000f0);
 152 	return sr & 0x000000f0;
 161 	    "stc	sr, r0\n"
 164 	    "ldc	r0, sr\n", s, 0xffffff0f);
 
 | 
| /src/sys/arch/powerpc/include/ | 
| kcore.h | 50 	register_t	sr[16];		/* Segment registers */  member in struct:cpu_kcore_hdr 
 | 
| /src/sys/arch/sh3/sh3/ | 
| mmu_sh4.c | 92 	uint32_t sr;  local in function:sh4_tlb_invalidate_addr 98 	sr = _cpu_exception_suspend();
 105 	_cpu_set_sr(sr);
 136 	uint32_t sr;  local in function:sh4_tlb_invalidate_asid
 142 	sr = _cpu_exception_suspend();
 145 	_cpu_set_sr(sr);
 173 	uint32_t sr;  local in function:sh4_tlb_invalidate_all
 181 	sr = _cpu_exception_suspend();
 184 	_cpu_set_sr(sr);
 193 	uint32_t sr;  local in function:sh4_tlb_update
 [all...]
 | 
| clock.c | 114 	uint32_t sr, t0, cnt_1s;  local in function:sh_clock_init 146 	sr = _cpu_exception_suspend();
 151 	_cpu_set_sr(sr);
 169 		sr = _cpu_exception_suspend();
 176 		_cpu_set_sr(sr);
 
 | 
| /src/lib/libc/citrus/modules/ | 
| citrus_mapper_serial.c | 112 uninit(struct _citrus_mapper_serial *sr) 116 	while ((ml = SIMPLEQ_FIRST(&sr->sr_mappers)) != NULL) {
 117 		SIMPLEQ_REMOVE_HEAD(&sr->sr_mappers, ml_entry);
 125 	  struct _citrus_mapper_serial *sr, struct _memstream *ms)
 132 	SIMPLEQ_INIT(&sr->sr_mappers);
 160 		SIMPLEQ_INSERT_TAIL(&sr->sr_mappers, ml, ml_entry);
 174 	struct _citrus_mapper_serial *sr;  local in function:_citrus_mapper_serial_mapper_init
 183 	sr = malloc(sizeof(*sr));
 184 	if (sr == NULL
 218  struct _citrus_mapper_serial *sr;  local in function:_citrus_mapper_serial_mapper_convert
 240  struct _citrus_mapper_serial *sr;  local in function:_citrus_mapper_parallel_mapper_convert
 [all...]
 | 
| /src/sys/crypto/aes/arch/arm/ | 
| aes_neon_32.S | 78 	.type	sr,_ASM_TYPE_OBJECT 79 sr:  label
 91 END(sr)
 220 	 * q15={d30-d31}: A2_B/sr[rmod4]
 353 	/* (q6, q7, q15) := (sbo[0], sbo[1], sr[rmod4]) */
 354 	add	r8, ip, #(sr - .Lconstants)
 372 	/* q0 := x(sr[rmod4]) */
 438 	 * q15={d30-d31}: mc/sr[3 & ~(nrounds - 1)]
 590 	/* (q6, q7, q15) := (dsbo[0], dsbo[1], sr[i]) */
 591 	add	r8, ip, #(sr - .Lconstants
 [all...]
 | 
| /src/sys/arch/next68k/stand/boot/ | 
| machdep.c | 99 	short sr;  member in struct:trapframe 116 	printf("Got unexpected trap: format=%x vector=%x sr=%x pc=%x\n",
 117 	       fp->fmt, fp->vec, fp->sr, fp->pc);
 
 | 
| scsi.c | 53 short scsi_getbyte(volatile uint8_t *sr); 68     volatile uint8_t *sr;  local in function:scsi_init
 71     sr = P_SCSI;
 81     sr[ESP_DCTL]       = ESPDCTL_20MHZ | ESPDCTL_INTENB | ESPDCTL_RESET;
 83     sr[ESP_DCTL]       = ESPDCTL_20MHZ | ESPDCTL_INTENB;
 87     sr[NCR_CMD]        = NCRCMD_RSTCHIP;
 88     sr[NCR_CMD]        = NCRCMD_NOP;
 92     sr[NCR_CMD]        = NCRCMD_RSTSCSI;
 97     sr[NCR_CMD]        = NCRCMD_RSTCHIP;
 98     sr[NCR_CMD]        = NCRCMD_NOP
 158  volatile uint8_t *sr;  local in function:scsiicmd
 307  volatile uint8_t *sr;  local in function:scsi_msgin
 331  volatile uint8_t *sr;  local in function:dma_start
 393  volatile uint8_t *sr;  local in function:dma_done
 [all...]
 | 
| /src/sys/arch/sun3/dev/ | 
| si.c | 260 	struct sci_req *sr = ncr_sc->sc_current;  local in function:si_dma_alloc 261 	struct scsipi_xfer *xs = sr->sr_xs;
 267 	if (sr->sr_dma_hand != NULL)
 335 	sr->sr_dma_hand = dh;
 345 	struct sci_req *sr = ncr_sc->sc_current;  local in function:si_dma_free
 346 	struct si_dma_handle *dh = sr->sr_dma_hand;
 364 	sr->sr_dma_hand = NULL;
 382 	struct sci_req *sr = ncr_sc->sc_current;  local in function:si_dma_poll
 404 			sr->sr_flags |= SR_OVERDUE;
 
 | 
| si_obio.c | 279 	struct sci_req *sr = ncr_sc->sc_current;  local in function:si_obio_dma_setup 280 	struct si_dma_handle *dh = sr->sr_dma_hand;
 378 	struct sci_req *sr = ncr_sc->sc_current;  local in function:si_obio_dma_start
 379 	struct si_dma_handle *dh = sr->sr_dma_hand;
 385 		printf("%s: sr=%p\n", __func__, sr);
 437 	struct sci_req *sr = ncr_sc->sc_current;  local in function:si_obio_dma_stop
 438 	struct si_dma_handle *dh = sr->sr_dma_hand;
 459 		sr->sr_xs->error = XS_DRIVER_STUFFUP;
 
 | 
| si_vme.c | 320 	struct sci_req *sr = ncr_sc->sc_current;  local in function:si_vme_dma_setup 321 	struct si_dma_handle *dh = sr->sr_dma_hand;
 383 	struct sci_req *sr = ncr_sc->sc_current;  local in function:si_vme_dma_start
 384 	struct si_dma_handle *dh = sr->sr_dma_hand;
 445 	struct sci_req *sr = ncr_sc->sc_current;  local in function:si_vme_dma_stop
 446 	struct si_dma_handle *dh = sr->sr_dma_hand;
 466 		sr->sr_xs->error = XS_DRIVER_STUFFUP;
 
 | 
| /src/sys/arch/arm/at91/ | 
| at91spi.c | 270 	uint32_t		sr;  local in function:at91spi_xfer 275 	if (((sr = GETREG(sc, SPI_SR)) & (SPI_SR_ENDTX | SPI_SR_ENDRX)) != (SPI_SR_ENDTX | SPI_SR_ENDRX)) {
 277 		DPRINTFN(3, ("%s: sc=%p start=%d sr=%"PRIX32"\n", __FUNCTION__, sc, start, sr));
 281 	DPRINTFN(3, ("%s: sr=%"PRIX32"\n", __FUNCTION__, sr));
 332 		DPRINTFN(3, ("%s: dmaoffs=%d len=%d wchunk=%p (%p:%d) rchunk=%p (%p:%d) mr=%"PRIX32" sr=%"PRIX32" imr=%"PRIX32" csr0=%"PRIX32"\n",
 422 	uint32_t		imr, sr;  local in function:at91spi_intr
 431 	sr = GETREG(sc, SPI_SR);
 432 	if (!(sr & imr))
 [all...]
 | 
| at91twi.c | 115 	printf("%s: ckdiv=%d cxdiv=%d CWGR=0x%08X SR=0x%08X\n", device_xname(self), ckdiv, cxdiv, at91twi_readreg(sc, TWI_CWGR), at91twi_readreg(sc, TWI_SR)); 146 	u_int sr, isr, imr;  local in function:at91twi_intr
 148 	sr = at91twi_readreg(sc, TWI_SR);
 150 	isr = sr & imr;
 154 //		printf("%s(%s): interrupts are disabled (sr=%08X imr=%08X)\n", __FUNCTION__, device_xname(sc->sc_dev), sr, imr);
 161 		if (sr & (TWI_SR_NACK | TWI_SR_UNRE | TWI_SR_OVRE)) {
 164 			printf("%s(%s): FAILED (sr=%08X)\n", __FUNCTION__,
 165 			       device_xname(sc->sc_dev), sr);
 170 			printf("%s(%s): SUCCESS (sr=%08X)\n", __FUNCTION__,
 [all...]
 | 
| /src/sys/dev/i2c/ | 
| motoi2c.c | 149 		DPRINTF(("%s: timeout (sr=%#x)\n", __func__, I2C_READ(I2CSR))); 157 motoi2c_clear_status(struct motoi2c_softc *sc, uint8_t sr)
 160 		I2C_WRITE(I2CSR, sr);
 170 	uint8_t sr;  local in function:motoi2c_busy_wait
 175 	while (((sr = I2C_READ(I2CSR)) & SR_MIF) == 0 && --timo)
 179 		DPRINTF(("%s: timeout (sr=%#x, cr=%#x)\n",
 180 		    __func__, sr, I2C_READ(I2CCR)));
 186 	if ((cr & CR_MTX) && (sr & SR_RXAK)) {
 188 		    __func__, sr, 1000 - timo));
 191 	motoi2c_clear_status(sc, sr);
 212  uint8_t sr;  local in function:motoi2c_exec
 [all...]
 | 
| /src/sys/arch/news68k/dev/ | 
| si.c | 211 	struct sci_req *sr = ncr_sc->sc_current;  local in function:si_dma_alloc 214 	if (sr->sr_dma_hand != NULL)
 222 	sr->sr_dma_hand = (void *)-1;
 228 	struct sci_req *sr = ncr_sc->sc_current;  local in function:si_dma_free
 231 	if (sr->sr_dma_hand == NULL)
 235 	sr->sr_dma_hand = NULL;
 244 	struct sci_req *sr = ncr_sc->sc_current;  local in function:si_dma_start
 280 	if (sr->sr_xs->xs_control & XS_CTL_DATA_OUT) {
 347 	struct sci_req *sr = ncr_sc->sc_current;  local in function:si_dma_stop
 389 	if (sr->sr_xs->xs_control & XS_CTL_DATA_IN)
 [all...]
 | 
| /src/sys/arch/powerpc/powerpc/ | 
| bus_space.c | 586 		register_t sr = iosrtable[pa >> ADDR_SR_SHFT];  local in function:memio_map 587 		if (SR601_VALID_P(sr) && ((pa >> ADDR_SR_SHFT) ==
 648 		register_t sr = iosrtable[va >> ADDR_SR_SHFT];  local in function:memio_unmap
 649 		if (SR601_VALID_P(sr) && ((va >> ADDR_SR_SHFT) ==
 734 		register_t sr = iosrtable[pa >> ADDR_SR_SHFT];  local in function:memio_alloc
 735 		if (SR601_VALID_P(sr) && SR601_PA_MATCH_P(sr, pa) &&
 736 		    SR601_PA_MATCH_P(sr, pa + size - 1)) {
 
 | 
| /src/sys/dev/gpib/ | 
| cs80bus.c | 272 	struct cs80_srcmd sr;  local in function:cs80reset 285 	sr.c_unit = CS80CMD_SUNIT(15);		/* XXX */
 286 	sr.c_nop = CS80CMD_NOP;
 287 	sr.c_cmd = CS80CMD_SREL;
 288 	sr.c_param = 0xc0;			/* XXX */
 289 	if (cs80send(sc, slave, punit, CS80CMD_SCMD, &sr, sizeof(sr))) {
 
 | 
| /src/sys/external/bsd/drm2/dist/drm/nouveau/include/nvkm/subdev/bios/ | 
| conn.h | 42 	u8 sr;  member in struct:nvbios_connE 
 | 
| /src/lib/libkvm/ | 
| kvm_powerpc.c | 207 	uint32_t	sr, pgoff, vsid, pgidx, api, hash;  local in function:_kvm_match_sr 213 	sr = cpu_kh->sr[(va >> 28) & 0xf];
 214 	if ((sr & SR_TYPE) != 0) {
 220 	vsid = sr & SR_VSID;
 
 | 
| /src/sys/arch/playstation2/playstation2/ | 
| interrupt.c | 69 	u_int32_t sr, imask;  member in struct:__anon4fee61980108 136 	playstation2_clockframe.sr = status;
 230 	_sif_call_env.sr = mips_cp0_status_read();
 251 	mips_cp0_status_write(_sif_call_env.sr);
 273 	    "SR=%08x PC=%08x cpl=%08x intc=%08x dmac=%08x\n",
 277 	    playstation2_clockframe.sr, playstation2_clockframe.pc,
 
 |