HomeSort by: relevance | last modified time | path
    Searched defs:tmp_mask (Results 1 - 5 of 5) sorted by relevancy

  /src/sys/external/isc/atheros_hal/dist/ar5416/
ar5416_attach.c 489 int tmp_mask; local in function:ar5416SpurMitigate
619 tmp_mask = (mask_m[46] << 30) | (mask_m[47] << 28)
627 OS_REG_WRITE(ah, AR_PHY_BIN_MASK_1, tmp_mask);
628 OS_REG_WRITE(ah, AR_PHY_VIT_MASK2_M_46_61, tmp_mask);
630 tmp_mask = (mask_m[31] << 28)
638 OS_REG_WRITE(ah, AR_PHY_BIN_MASK_2, tmp_mask);
639 OS_REG_WRITE(ah, AR_PHY_MASK2_M_31_45, tmp_mask);
641 tmp_mask = (mask_m[16] << 30) | (mask_m[16] << 28)
649 OS_REG_WRITE(ah, AR_PHY_BIN_MASK_3, tmp_mask);
650 OS_REG_WRITE(ah, AR_PHY_MASK2_M_16_30, tmp_mask);
    [all...]
ar9280_attach.c 383 int tmp_mask; local in function:ar9280SpurMitigate
568 tmp_mask = (mask_m[46] << 30) | (mask_m[47] << 28)
576 OS_REG_WRITE(ah, AR_PHY_BIN_MASK_1, tmp_mask);
577 OS_REG_WRITE(ah, AR_PHY_VIT_MASK2_M_46_61, tmp_mask);
579 tmp_mask = (mask_m[31] << 28)
587 OS_REG_WRITE(ah, AR_PHY_BIN_MASK_2, tmp_mask);
588 OS_REG_WRITE(ah, AR_PHY_MASK2_M_31_45, tmp_mask);
590 tmp_mask = (mask_m[16] << 30) | (mask_m[16] << 28)
598 OS_REG_WRITE(ah, AR_PHY_BIN_MASK_3, tmp_mask);
599 OS_REG_WRITE(ah, AR_PHY_MASK2_M_16_30, tmp_mask);
    [all...]
  /src/usr.sbin/bta2dpd/bta2dpd/
avdtp.c 313 uint8_t supBitpoolMin, supBitpoolMax, tmp_mask; local in function:avdtpAutoConfigSBC
333 tmp_mask = availFreqMode & freqmode;
334 *mode = (uint8_t)(1 << FLS(tmp_mask & 0xf));
335 *freq = (uint8_t)(1 << FLS(tmp_mask >> 4));
344 tmp_mask = availConfig & blk_len_sb_alloc;
345 *blocks = (uint8_t)(1 << FLS(tmp_mask >> 4));
346 *bands = (uint8_t)(1 << FLS((tmp_mask >> 2) & 3));
347 *alloc_method = (uint8_t)(1 << FLS(tmp_mask & 3));
  /src/sys/external/bsd/drm2/dist/drm/radeon/
radeon_rv6xx_dpm.c 949 u32 tmp_mask, tmp_set_pins; local in function:rv6xx_get_master_voltage_mask
955 &tmp_set_pins, &tmp_mask);
958 master_mask |= tmp_mask;
  /src/sys/external/bsd/drm2/dist/drm/i915/
i915_irq.c 2283 u32 tmp_mask; local in function:gen8_de_irq_handler
2295 tmp_mask = iir & BXT_DE_PORT_HOTPLUG_MASK;
2296 if (tmp_mask) {
2297 bxt_hpd_irq_handler(dev_priv, tmp_mask,
2302 tmp_mask = iir & GEN8_PORT_DP_A_HOTPLUG;
2303 if (tmp_mask) {
2305 tmp_mask, hpd_bdw);

Completed in 16 milliseconds