HomeSort by: relevance | last modified time | path
    Searched defs:vspw (Results 1 - 5 of 5) sorted by relevancy

  /src/sys/arch/arm/ti/
ti_lcdc.c 166 const u_int vspw = adjusted_mode->crtc_vsync_end - adjusted_mode->crtc_vsync_start; local in function:tilcdc_mode_set
200 RASTER_TIMING_1_VSW(vspw) |
  /src/sys/arch/arm/nvidia/
tegra_drm_mode.c 578 const u_int vspw = mode->crtc_vsync_end - mode->crtc_vsync_start; local in function:tegra_crtc_mode_set
649 __SHIFTIN(vspw, DC_DISP_SYNC_WIDTH_V) |
  /src/sys/arch/arm/sunxi/
sunxi_tcon.c 736 const u_int vspw = mode->vsync_end - mode->vsync_start; local in function:sunxi_tcon1_set_videomode
793 ((hspw - 1) << 16) | (vspw - 1));
sunxi_hdmi.c 845 const u_int vspw = mode->vsync_end - mode->vsync_start; local in function:sunxi_hdmi_set_videomode
859 mode->vdisplay, vbp, vfp, vspw);
974 val |= __SHIFTIN(vspw - 1,
sunxi_lcdc.c 223 const u_int vspw = mode->crtc_vsync_end - mode->crtc_vsync_start; local in function:sunxi_lcdc_tcon0_commit
235 TCON_WRITE(sc, TCON0_BASIC3_REG, ((hspw - 1) << 16) | (vspw - 1));
276 const u_int vspw = mode->crtc_vsync_end - mode->crtc_vsync_start; local in function:sunxi_lcdc_tcon1_commit
290 TCON_WRITE(sc, TCON1_BASIC5_REG, ((hspw - 1) << 16) | (vspw - 1));

Completed in 14 milliseconds