HomeSort by: relevance | last modified time | path
    Searched refs:CPU_STATE (Results 1 - 25 of 168) sorted by relevancy

1 2 3 4 5 6 7

  /src/external/gpl3/gdb.old/dist/sim/iq2000/
iq2000.c 50 sim_read (CPU_STATE (current_cpu), CPU2DATA(addr), buf, nr);
87 sim_read (CPU_STATE (current_cpu), CPU2DATA(PARM2), buf, PARM3);
89 sim_io_write (CPU_STATE (current_cpu),
96 sim_io_lseek (CPU_STATE (current_cpu),
101 sim_engine_halt (CPU_STATE (current_cpu), current_cpu,
108 sim_io_read (CPU_STATE (current_cpu),
110 sim_write (CPU_STATE (current_cpu), CPU2DATA(PARM2),
118 sim_io_open (CPU_STATE (current_cpu),
125 sim_io_close (CPU_STATE (current_cpu), PARM1));
140 SIM_DESC sd = CPU_STATE (current_cpu)
    [all...]
  /src/external/gpl3/gdb/dist/sim/iq2000/
iq2000.c 50 sim_read (CPU_STATE (current_cpu), CPU2DATA(addr), buf, nr);
87 sim_read (CPU_STATE (current_cpu), CPU2DATA(PARM2), buf, PARM3);
89 sim_io_write (CPU_STATE (current_cpu),
96 sim_io_lseek (CPU_STATE (current_cpu),
101 sim_engine_halt (CPU_STATE (current_cpu), current_cpu,
108 sim_io_read (CPU_STATE (current_cpu),
110 sim_write (CPU_STATE (current_cpu), CPU2DATA(PARM2),
118 sim_io_open (CPU_STATE (current_cpu),
125 sim_io_close (CPU_STATE (current_cpu), PARM1));
140 SIM_DESC sd = CPU_STATE (current_cpu)
    [all...]
  /src/external/gpl3/gdb.old/dist/sim/common/
sim-n-core.h 84 trace_printf (CPU_STATE (cpu), cpu, "sim-n-core.h:%d: ", line_nr);
87 trace_printf (CPU_STATE (cpu), cpu,
99 trace_printf (CPU_STATE (cpu), cpu,
109 trace_printf (CPU_STATE (cpu), cpu,
119 trace_printf (CPU_STATE (cpu), cpu,
129 trace_printf (CPU_STATE (cpu), cpu,
207 SIM_CORE_SIGNAL (CPU_STATE (cpu), cpu, cia, map, N, addr,
212 if (sim_core_xor_read_buffer (CPU_STATE (cpu), cpu, map, &val, addr, N) != N)
213 SIM_CORE_SIGNAL (CPU_STATE (cpu), cpu, cia, map, N, addr,
224 sim_engine_abort (CPU_STATE (cpu), cpu, cia
    [all...]
cgen-trace.c 99 SIM_DESC sd = CPU_STATE (cpu);
178 trace_prefix (CPU_STATE (cpu), cpu, NULL_CIA, pc, 0,
184 trace_prefix (CPU_STATE (cpu), cpu, NULL_CIA, pc, TRACE_LINENUM_P (cpu),
200 trace_printf (CPU_STATE (cpu), cpu, "Extract: 0x%.*lx: %s ",
211 trace_printf (CPU_STATE (cpu), cpu, ", ");
220 trace_printf (CPU_STATE (cpu), cpu, fmt, ival);
230 trace_printf (CPU_STATE (cpu), cpu, "\n");
289 (* STATE_CALLBACK (CPU_STATE (cpu))->evprintf_filtered)
290 (STATE_CALLBACK (CPU_STATE (cpu)), fmt, args);
347 SIM_DESC sd = CPU_STATE (cpu)
    [all...]
  /src/external/gpl3/gdb/dist/sim/common/
sim-n-core.h 84 trace_printf (CPU_STATE (cpu), cpu, "sim-n-core.h:%d: ", line_nr);
87 trace_printf (CPU_STATE (cpu), cpu,
99 trace_printf (CPU_STATE (cpu), cpu,
109 trace_printf (CPU_STATE (cpu), cpu,
119 trace_printf (CPU_STATE (cpu), cpu,
129 trace_printf (CPU_STATE (cpu), cpu,
207 SIM_CORE_SIGNAL (CPU_STATE (cpu), cpu, cia, map, N, addr,
212 if (sim_core_xor_read_buffer (CPU_STATE (cpu), cpu, map, &val, addr, N) != N)
213 SIM_CORE_SIGNAL (CPU_STATE (cpu), cpu, cia, map, N, addr,
224 sim_engine_abort (CPU_STATE (cpu), cpu, cia
    [all...]
cgen-trace.c 99 SIM_DESC sd = CPU_STATE (cpu);
178 trace_prefix (CPU_STATE (cpu), cpu, NULL_CIA, pc, 0,
184 trace_prefix (CPU_STATE (cpu), cpu, NULL_CIA, pc, TRACE_LINENUM_P (cpu),
200 trace_printf (CPU_STATE (cpu), cpu, "Extract: 0x%.*lx: %s ",
211 trace_printf (CPU_STATE (cpu), cpu, ", ");
220 trace_printf (CPU_STATE (cpu), cpu, fmt, ival);
230 trace_printf (CPU_STATE (cpu), cpu, "\n");
289 (* STATE_CALLBACK (CPU_STATE (cpu))->evprintf_filtered)
290 (STATE_CALLBACK (CPU_STATE (cpu)), fmt, args);
347 SIM_DESC sd = CPU_STATE (cpu)
    [all...]
  /src/external/gpl3/gdb.old/dist/sim/aarch64/
memory.c 128 len = sim_core_read_buffer (CPU_STATE (cpu), cpu, read_map,
137 sim_engine_halt (CPU_STATE (cpu), cpu, NULL, aarch64_get_PC (cpu),
144 char *addr = sim_core_trans_addr (CPU_STATE (cpu), cpu, read_map, address);
149 sim_engine_halt (CPU_STATE (cpu), cpu, NULL, aarch64_get_PC (cpu),
166 uint64_t heap = trace_sym_value (CPU_STATE (cpu), "end");
169 heap = trace_sym_value (CPU_STATE (cpu), "_end");
173 sim_io_eprintf (CPU_STATE (cpu),
  /src/external/gpl3/gdb/dist/sim/aarch64/
memory.c 128 len = sim_core_read_buffer (CPU_STATE (cpu), cpu, read_map,
137 sim_engine_halt (CPU_STATE (cpu), cpu, NULL, aarch64_get_PC (cpu),
144 char *addr = sim_core_trans_addr (CPU_STATE (cpu), cpu, read_map, address);
149 sim_engine_halt (CPU_STATE (cpu), cpu, NULL, aarch64_get_PC (cpu),
166 uint64_t heap = trace_sym_value (CPU_STATE (cpu), "end");
169 heap = trace_sym_value (CPU_STATE (cpu), "_end");
173 sim_io_eprintf (CPU_STATE (cpu),
  /src/external/gpl3/gdb.old/dist/sim/or1k/
or1k.c 106 SIM_DESC sd = CPU_STATE (current_cpu);
116 SIM_DESC sd = CPU_STATE (current_cpu);
126 SIM_DESC sd = CPU_STATE (current_cpu);
214 SIM_DESC sd = CPU_STATE (current_cpu);
239 SIM_DESC sd = CPU_STATE (current_cpu);
263 SIM_DESC sd = CPU_STATE (current_cpu);
272 sim_io_printf (CPU_STATE (current_cpu), "exit(%d)\n", GET_H_GPR (3));
280 sim_io_printf (CPU_STATE (current_cpu), "report(0x%08x);\n",
285 sim_io_printf (CPU_STATE (current_cpu), "%c",
308 SIM_DESC sd = CPU_STATE (current_cpu)
    [all...]
traps.c 103 SIM_DESC sd = CPU_STATE (current_cpu);
126 SIM_DESC sd = CPU_STATE (current_cpu);
192 sim_engine_restart (CPU_STATE (current_cpu), current_cpu, NULL,
202 SIM_DESC sd = CPU_STATE (current_cpu);
252 SIM_DESC sd = CPU_STATE (current_cpu);
  /src/external/gpl3/gdb/dist/sim/or1k/
or1k.c 106 SIM_DESC sd = CPU_STATE (current_cpu);
116 SIM_DESC sd = CPU_STATE (current_cpu);
126 SIM_DESC sd = CPU_STATE (current_cpu);
218 SIM_DESC sd = CPU_STATE (current_cpu);
243 SIM_DESC sd = CPU_STATE (current_cpu);
267 SIM_DESC sd = CPU_STATE (current_cpu);
276 sim_io_printf (CPU_STATE (current_cpu), "exit(%d)\n", GET_H_GPR (3));
284 sim_io_printf (CPU_STATE (current_cpu), "report(0x%08x);\n",
289 sim_io_printf (CPU_STATE (current_cpu), "%c",
312 SIM_DESC sd = CPU_STATE (current_cpu)
    [all...]
traps.c 103 SIM_DESC sd = CPU_STATE (current_cpu);
126 SIM_DESC sd = CPU_STATE (current_cpu);
192 sim_engine_restart (CPU_STATE (current_cpu), current_cpu, NULL,
202 SIM_DESC sd = CPU_STATE (current_cpu);
254 SIM_DESC sd = CPU_STATE (current_cpu);
  /src/external/gpl3/gdb.old/dist/sim/lm32/
traps.c 38 SIM_DESC sd = CPU_STATE (current_cpu);
50 SIM_DESC sd = CPU_STATE (current_cpu);
77 SIM_DESC sd = CPU_STATE (current_cpu);
106 SIM_DESC sd = CPU_STATE (current_cpu);
130 SIM_DESC sd = CPU_STATE (current_cpu);
  /src/external/gpl3/gdb/dist/sim/lm32/
traps.c 38 SIM_DESC sd = CPU_STATE (current_cpu);
50 SIM_DESC sd = CPU_STATE (current_cpu);
77 SIM_DESC sd = CPU_STATE (current_cpu);
106 SIM_DESC sd = CPU_STATE (current_cpu);
130 SIM_DESC sd = CPU_STATE (current_cpu);
  /src/external/gpl3/gdb.old/dist/sim/cris/
crisv10f.c 61 SIM_DESC sd = CPU_STATE (current_cpu);
cris-tmpl.c 40 SIM_DESC sd = CPU_STATE (cpu);
133 SIM_DESC sd = CPU_STATE (current_cpu);
199 if (sim_events_tickn (CPU_STATE (current_cpu), cycles))
200 STATE_EVENTS (CPU_STATE (current_cpu))->work_pending = 1;
dv-cris_900000xx.c 38 SIM_DESC sd = CPU_STATE (cpu);
  /src/external/gpl3/gdb/dist/sim/cris/
crisv10f.c 61 SIM_DESC sd = CPU_STATE (current_cpu);
cris-tmpl.c 40 SIM_DESC sd = CPU_STATE (cpu);
133 SIM_DESC sd = CPU_STATE (current_cpu);
199 if (sim_events_tickn (CPU_STATE (current_cpu), cycles))
200 STATE_EVENTS (CPU_STATE (current_cpu))->work_pending = 1;
  /src/external/gpl3/gdb.old/dist/sim/frv/
traps.c 116 SIM_DESC sd = CPU_STATE (current_cpu);
276 SIM_DESC sd = CPU_STATE (current_cpu);
289 SIM_DESC sd = CPU_STATE (current_cpu);
327 SIM_DESC sd = CPU_STATE (current_cpu);
340 SIM_DESC sd = CPU_STATE (current_cpu);
429 SIM_DESC sd = CPU_STATE (current_cpu);
575 SIM_DESC sd = CPU_STATE (current_cpu);
600 SIM_DESC sd = CPU_STATE (current_cpu);
621 SIM_DESC sd = CPU_STATE (current_cpu);
750 SIM_DESC sd = CPU_STATE (current_cpu)
    [all...]
  /src/external/gpl3/gdb/dist/sim/frv/
traps.c 116 SIM_DESC sd = CPU_STATE (current_cpu);
276 SIM_DESC sd = CPU_STATE (current_cpu);
289 SIM_DESC sd = CPU_STATE (current_cpu);
327 SIM_DESC sd = CPU_STATE (current_cpu);
340 SIM_DESC sd = CPU_STATE (current_cpu);
429 SIM_DESC sd = CPU_STATE (current_cpu);
575 SIM_DESC sd = CPU_STATE (current_cpu);
600 SIM_DESC sd = CPU_STATE (current_cpu);
621 SIM_DESC sd = CPU_STATE (current_cpu);
750 SIM_DESC sd = CPU_STATE (current_cpu)
    [all...]
  /src/external/gpl3/gdb.old/dist/sim/bfin/
dv-bfin_evt.c 145 sim_io_error (CPU_STATE (cpu), "%s: ivg %i out of range !", __func__, ivg);
154 sim_io_error (CPU_STATE (cpu), "%s: ivg %i out of range !", __func__, ivg);
dv-bfin_cec.c 272 switch (STATE_ENVIRONMENT (CPU_STATE (cpu)))
289 switch (STATE_ENVIRONMENT (CPU_STATE (cpu)))
325 sim_engine_halt (CPU_STATE (cpu), cpu, NULL, PCREG, reason, sigrc)
329 SIM_DESC sd = CPU_STATE (cpu);
435 if (STATE_ENVIRONMENT (CPU_STATE (cpu)) != OPERATING_ENVIRONMENT)
455 if (STATE_ENVIRONMENT (CPU_STATE (cpu)) != OPERATING_ENVIRONMENT)
490 SIM_DESC sd = CPU_STATE (cpu);
659 if (STATE_ENVIRONMENT (CPU_STATE (cpu)) != OPERATING_ENVIRONMENT)
682 SIM_DESC sd = CPU_STATE (cpu);
797 if (STATE_ENVIRONMENT (CPU_STATE (cpu)) != OPERATING_ENVIRONMENT
    [all...]
  /src/external/gpl3/gdb/dist/sim/bfin/
dv-bfin_evt.c 145 sim_io_error (CPU_STATE (cpu), "%s: ivg %i out of range !", __func__, ivg);
154 sim_io_error (CPU_STATE (cpu), "%s: ivg %i out of range !", __func__, ivg);
dv-bfin_cec.c 272 switch (STATE_ENVIRONMENT (CPU_STATE (cpu)))
289 switch (STATE_ENVIRONMENT (CPU_STATE (cpu)))
325 sim_engine_halt (CPU_STATE (cpu), cpu, NULL, PCREG, reason, sigrc)
329 SIM_DESC sd = CPU_STATE (cpu);
435 if (STATE_ENVIRONMENT (CPU_STATE (cpu)) != OPERATING_ENVIRONMENT)
455 if (STATE_ENVIRONMENT (CPU_STATE (cpu)) != OPERATING_ENVIRONMENT)
490 SIM_DESC sd = CPU_STATE (cpu);
659 if (STATE_ENVIRONMENT (CPU_STATE (cpu)) != OPERATING_ENVIRONMENT)
682 SIM_DESC sd = CPU_STATE (cpu);
797 if (STATE_ENVIRONMENT (CPU_STATE (cpu)) != OPERATING_ENVIRONMENT
    [all...]

Completed in 85 milliseconds

1 2 3 4 5 6 7