HomeSort by: relevance | last modified time | path
    Searched refs:design (Results 1 - 19 of 19) sorted by relevancy

  /src/sys/external/gpl2/dts/dist/arch/arm/boot/dts/
intel-ixp42x-ixdp425.dts 4 * processor reference design.
14 #include "intel-ixp4xx-reference-design.dtsi"
18 model = "Intel IXDP425/IXCDP1100 Richfield Reference Design";
intel-ixp43x-kixrp435.dts 4 * processor reference design.
10 #include "intel-ixp4xx-reference-design.dtsi"
14 model = "Intel KIXRP435 Reference Design";
kirkwood-rd88f6281-a.dts 16 model = "Marvell RD88f6281 Reference design, with A0 or higher SoC";
intel-ixp42x-ixdpg425.dts 3 * Device Tree file for the Intel IXDPG425 reference design.
21 model = "Intel IXDPG425 reference design";
kirkwood-rd88f6192.dts 16 model = "Marvell RD88F6192 reference design";
aspeed-ast2600-evb.dts 268 * In the reference design, GPIOV0 of AST2600-A2 EVB is connected to the
277 * The design is the same as sdhci0, it uses GPIOV2 as power-gpio and GPIOV3
intel-ixp42x-adi-coyote.dts 14 model = "ADI Engineering Coyote reference design";
socfpga_arria10_socdk.dtsi 74 * These skews assume the user's FPGA design is adding 600ps of delay
armada-xp-linksys-mamba.dts 357 /* kernel1 overlaps with rootfs1 by design */
368 /* kernel2 overlaps with rootfs2 by design */
gemini-sl93512r.dts 4 * Gemini reference design, also initially called
dra76x-mmc-iodelay.dtsi 12 * for your design, then you should consider adding values to the device-
tegra20-acer-a500-picasso.dts 821 charge-full-design-microamp-hours = <3260000>;
822 energy-full-design-microwatt-hours = <24000000>;
  /src/sys/external/gpl2/dts/dist/arch/arm64/boot/dts/sprd/
sp9860g-1h10.dts 45 charge-full-design-microamp-hours = <1900000>;
  /src/sys/external/bsd/compiler_rt/dist/lib/xray/tests/
CMakeLists.txt 96 # tests to be re-built. This is by design, but may be cumbersome during
  /src/sys/external/gpl2/dts/dist/arch/mips/boot/dts/ingenic/
qi_lb60.dts 201 voltage-min-design-microvolt = <3600000>;
202 voltage-max-design-microvolt = <4200000>;
  /src/usr.bin/m4/TEST/
test.m4 179 CTK's grand design is always general enough to be applicable in many
225 periodically create a new grand design which is far better than the old.
226 The wizards determine when is a good time to implement this new design.
  /src/sys/external/gpl2/dts/dist/arch/arm64/boot/dts/rockchip/
rk3399-pinebook-pro.dts 39 charge-full-design-microamp-hours = <9800000>;
40 voltage-max-design-microvolt = <4350000>;
41 voltage-min-design-microvolt = <3000000>;
  /src/sys/external/gpl2/dts/dist/arch/arm64/boot/dts/nvidia/
tegra210-p2571.dts 8 model = "NVIDIA Tegra210 P2571 reference design";
  /src/sys/external/gpl2/dts/dist/arch/arm64/boot/dts/qcom/
sdm845-cheza.dtsi 765 * The hardware design intends this port to be hooked up in peripheral

Completed in 20 milliseconds