/src/sys/dev/wsfont/ |
spleen6x12.h | 130 0x88, /* *...*... */ 255 0x88, /* *...*... */ 259 0x88, /* *...*... */ 260 0x88, /* *...*... */ 281 0x88, /* *...*... */ 294 0x88, /* *...*... */ 299 0x88, /* *...*... */ 336 0x88, /* *...*... */ 337 0x88, /* *...*... */ 338 0x88, /* *...*... * [all...] |
/src/sys/external/bsd/gnu-efi/dist/inc/protocol/ |
adapterdebug.h | 26 { 0x82f86881, 0x282b, 0x11d4, {0xbc, 0x7d, 0x0, 0x80, 0xc7, 0x3c, 0x88, 0x81} }
|
vgaclass.h | 30 { 0xe3d6310, 0x6fe4, 0x11d3, {0xbb, 0x81, 0x0, 0x80, 0xc7, 0x3c, 0x88, 0x81} }
|
/src/sys/dev/pci/ |
pciide_svwsata_reg.h | 39 #define SVWSATA_SIM 0x88
|
/src/sys/external/bsd/drm2/dist/drm/amd/include/ivsrcid/nbio/ |
irqsrcs_nbif_7_4.h | 36 #define NBIF_7_4__SRCID__PF_VF_MSGBUF_ACK 0x88 // Acknowledge message in PF->VF mailbox message buffer (The interrupt is sent on behalf of VF)
|
/src/sys/external/bsd/gnu-efi/dist/inc/ |
efiui.h | 34 { 0x32dd7981, 0x2d27, 0x11d4, {0xbc, 0x8b, 0x0, 0x80, 0xc7, 0x3c, 0x88, 0x81} }
|
/src/sys/dev/ic/ |
advmcode.c | 70 0xFF, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xE2, 0x88, 0x00, 0x00, 0x00, 0x00, 78 0x02, 0x00, 0xC0, 0x88, 0x80, 0x73, 0x80, 0x77, 0x00, 0x01, 0x01, 0xA1, 0x02, 0x01, 0x4F, 0x00, 79 0x84, 0x97, 0x07, 0xA6, 0x0C, 0x01, 0x00, 0x33, 0x03, 0x00, 0xC0, 0x88, 0x03, 0x03, 0x03, 0xDE, 80 0x00, 0x33, 0x05, 0x00, 0xC0, 0x88, 0xCE, 0x00, 0x69, 0x60, 0xCE, 0x00, 0x02, 0x03, 0x4A, 0x60, 82 0xE2, 0x00, 0x07, 0xA6, 0x3C, 0x01, 0x00, 0x33, 0x04, 0x00, 0xC0, 0x88, 0x03, 0x07, 0x02, 0x01, 84 0xCD, 0x04, 0x15, 0x23, 0xF6, 0x88, 0xFB, 0x23, 0x02, 0x61, 0x82, 0x01, 0x80, 0x63, 0x02, 0x03, 85 0x06, 0xA3, 0x6A, 0x01, 0x00, 0x33, 0x0A, 0x00, 0xC0, 0x88, 0x4E, 0x00, 0x07, 0xA3, 0x76, 0x01, 86 0x00, 0x33, 0x0B, 0x00, 0xC0, 0x88, 0xCD, 0x04, 0x36, 0x2D, 0x00, 0x33, 0x1A, 0x00, 0xC0, 0x88, 91 0x00, 0x33, 0x1B, 0x00, 0xC0, 0x88, 0x06, 0x23, 0x68, 0x98, 0xCD, 0x04, 0xE6, 0x84, 0x06, 0x01 [all...] |
cs4237reg.h | 52 #define CS_X_LEFT_DSP_SER_VOL 0x88 /* Left DSP Serial Port Volume */
|
ninjaata32reg.h | 127 # define NJATA32_TIMING_DMA0 0x88 132 # define NJATA32_TIMING_SMDMA1 0x88
|
/src/sys/arch/i386/stand/lib/ |
biosmem.S | 68 movb $0x88,%ah
|
/src/sys/arch/ia64/include/ |
efi.h | 43 {0x8868e871,0xe4f1,0x11d3,0xbc,0x22,{0x00,0x80,0xc7,0x3c,0x88,0x81}}
|
mca_machdep.h | 227 {0xe429faf1,0x3cb7,0x11d4,0xbc,0xa7,{0x00,0x80,0xc7,0x3c,0x88,0x81}} 229 {0xe429faf2,0x3cb7,0x11d4,0xbc,0xa7,{0x00,0x80,0xc7,0x3c,0x88,0x81}} 231 {0xe429faf3,0x3cb7,0x11d4,0xbc,0xa7,{0x00,0x80,0xc7,0x3c,0x88,0x81}} 233 {0xe429faf4,0x3cb7,0x11d4,0xbc,0xa7,{0x00,0x80,0xc7,0x3c,0x88,0x81}} 235 {0xe429faf5,0x3cb7,0x11d4,0xbc,0xa7,{0x00,0x80,0xc7,0x3c,0x88,0x81}} 237 {0xe429faf6,0x3cb7,0x11d4,0xbc,0xa7,{0x00,0x80,0xc7,0x3c,0x88,0x81}} 239 {0xe429faf7,0x3cb7,0x11d4,0xbc,0xa7,{0x00,0x80,0xc7,0x3c,0x88,0x81}}
|
/src/sys/external/isc/libsodium/dist/test/default/ |
scalarmult2.c | 9 0xff, 0x88, 0xe0, 0xeb };
|
/src/sys/dev/dec/ |
lk201reg.h | 46 #define LK_LED_4 0x88 50 #define LK_LED_HOLD 0x88
|
/src/sys/dev/microcode/zyd/ |
microcode.h | 29 0xD1, 0x94, 0x11, 0xEE, 0x88, 0xD4, 0xD1, 0x96, 33 0x45, 0xBE, 0x88, 0x92, 0x41, 0x24, 0x40, 0x44, 48 0x97, 0xF7, 0xA0, 0x90, 0x98, 0x9A, 0x88, 0xDA, 55 0xFE, 0xFF, 0xC2, 0xD2, 0x88, 0x98, 0x90, 0x9A, 56 0x88, 0xDA, 0x42, 0x20, 0x08, 0x0B, 0x01, 0x00, 64 0x42, 0x00, 0x88, 0x98, 0x90, 0x9A, 0x88, 0xDA, 76 0x99, 0xEE, 0x41, 0x00, 0x88, 0x98, 0x90, 0x9A, 77 0x88, 0xDA, 0x08, 0x0B, 0x01, 0x00, 0x40, 0x92, 84 0x04, 0xEC, 0x40, 0xF0, 0x38, 0xF2, 0x88, 0x98 [all...] |
/src/sys/arch/arm/include/ |
efi.h | 43 {0x8868e871,0xe4f1,0x11d3,0xbc,0x22,{0x00,0x80,0xc7,0x3c,0x88,0x81}}
|
/src/sys/arch/rs6000/include/ |
iocc.h | 48 #define IOCC_PERS (IOCC_BASE + 0x88) /* personalization */
|
/src/sys/dev/hil/ |
hildevs_data.h | 51 { 0x88, 0x8b, HIL_DEVICE_MOUSE, "Touchpad" },
|
/src/sys/dev/i2c/ |
max6900reg.h | 59 #define MAX6900_REG_MONTH 0x88
|
/src/share/locale/ctype/ |
kk_KZ.PT154.src | 49 UPPER 0x80 - 0x82 0x86 - 0x88 0x8a - 0x8f 0xa1 0xa3 - 0xa6 57 MAPLOWER <0x88 0x98> 75 MAPUPPER <0x98 0x88>
|
/src/sys/arch/x86/x86/ |
vga_post.c | 75 if (port >= 0x80 && port < 0x88) /* POST status register */ 87 if (port >= 0x80 && port < 0x88) /* POST status register */ 96 if (port >= 0x80 && port < 0x88) /* POST status register */ 110 if (port >= 0x80 && port < 0x88) /* POST status register */ 122 if (port >= 0x80 && port < 0x88) /* POST status register */ 131 if (port >= 0x80 && port < 0x88) /* POST status register */
|
/src/sys/external/gpl2/dts/dist/include/dt-bindings/clock/ |
dra7.h | 54 #define DRA7_VCP1_CLKCTRL DRA7_CLKCTRL_INDEX(0x88) 80 #define DRA7_MAILBOX10_CLKCTRL DRA7_CLKCTRL_INDEX(0x88) 106 #define DRA7_SATA_CLKCTRL DRA7_CLKCTRL_INDEX(0x88) 131 #define DRA7_HDQ1W_CLKCTRL _DRA7_L4PER_CLKCTRL_INDEX(0x88) 183 #define DRA7_DCAN1_CLKCTRL DRA7_CLKCTRL_INDEX(0x88) 234 #define DRA7_L3MAIN1_VCP1_CLKCTRL DRA7_CLKCTRL_INDEX(0x88) 263 #define DRA7_L4CFG_MAILBOX10_CLKCTRL DRA7_CLKCTRL_INDEX(0x88) 282 #define DRA7_L3INIT_SATA_CLKCTRL DRA7_CLKCTRL_INDEX(0x88) 313 #define DRA7_L4PER_HDQ1W_CLKCTRL DRA7_L4PER_CLKCTRL_INDEX(0x88) 382 #define DRA7_WKUPAON_DCAN1_CLKCTRL DRA7_CLKCTRL_INDEX(0x88) [all...] |
/src/sys/external/gpl2/dts/dist/arch/arm/boot/dts/ |
rk3288-veyron-jerry.dts | 89 0x3a 0x00 0x88 0x13 0x14 0x24 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0a 0x05 0x0a 93 0x88 0x13 0x14 0x28 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0a 0x05 0x0a 0x06 0x0a 96 0x17 0x05 0x18 0x05 0x19 0x05 0x1a 0x05 0x1b 0x05 0x89 0x01 0x3a 0x00 0x88 0x13 100 0x18 0x05 0x19 0x05 0x1a 0x05 0x1b 0x05 0x89 0x01 0x3a 0x00 0x88 0x13 0x14 0x30 104 0x19 0x05 0x1a 0x05 0x1b 0x05 0x89 0x01 0x3a 0x00 0x88 0x13 0x14 0x34 0x01 0x0c 108 0x1a 0x05 0x1b 0x05 0x89 0x01 0x3a 0x00 0x88 0x13 0x14 0x38 0x01 0x0c 0x02 0x0c 112 0x1b 0x05 0x89 0x01 0x3a 0x00 0x88 0x13 0x14 0x3c 0x01 0x0c 0x02 0x0c 0x03 0x0c 116 0x89 0x01 0x3a 0x00 0x88 0x13 0x14 0x40 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0a 123 0x3a 0x00 0x88 0x13 0x14 0x64 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0a 0x05 0x0a 127 0x88 0x13 0x14 0x68 0x01 0x0c 0x02 0x0c 0x03 0x0c 0x04 0x0a 0x05 0x0a 0x06 0x0 [all...] |
/src/sys/external/bsd/gnu-efi/dist/lib/mips64el/ |
setjmp.S | 50 s.d $f29, 0x88($a0) 86 l.d $f29, 0x88($a0)
|
/src/sys/arch/arm/nvidia/ |
tegra_timerreg.h | 53 #define TMR0_PTV_REG 0x88
|