HomeSort by: relevance | last modified time | path
    Searched defs:ARX (Results 1 - 9 of 9) sorted by relevancy

  /src/sys/external/isc/libsodium/dist/src/libsodium/crypto_pwhash/scryptsalsa208sha256/sse/
pwhash_scryptsalsa208sha256_sse.c 54 # define ARX(out, in1, in2, s) \
57 # define ARX(out, in1, in2, s) \
67 ARX(X1, X0, X3, 7) \
68 ARX(X2, X1, X0, 9) \
69 ARX(X3, X2, X1, 13) \
70 ARX(X0, X3, X2, 18) \
78 ARX(X3, X0, X1, 7) \
79 ARX(X2, X3, X0, 9) \
80 ARX(X1, X2, X3, 13) \
81 ARX(X0, X1, X2, 18)
    [all...]
  /src/external/gpl3/binutils/dist/include/opcode/
tic54x.h 53 OP_ARX, /* arX in bits 0-3 */
105 #define ARX(OP) ((OP)&0x7)
141 #define FL_SMR 0x200 /* Smem read (for flagging write-only *+ARx */
  /src/external/gpl3/binutils.old/dist/include/opcode/
tic54x.h 53 OP_ARX, /* arX in bits 0-3 */
105 #define ARX(OP) ((OP)&0x7)
141 #define FL_SMR 0x200 /* Smem read (for flagging write-only *+ARx */
  /src/external/gpl3/gdb/dist/include/opcode/
tic54x.h 53 OP_ARX, /* arX in bits 0-3 */
105 #define ARX(OP) ((OP)&0x7)
141 #define FL_SMR 0x200 /* Smem read (for flagging write-only *+ARx */
  /src/external/gpl3/gdb.old/dist/include/opcode/
tic54x.h 53 OP_ARX, /* arX in bits 0-3 */
105 #define ARX(OP) ((OP)&0x7)
141 #define FL_SMR 0x200 /* Smem read (for flagging write-only *+ARx */
  /src/external/gpl3/binutils/dist/opcodes/
ppc-opc.c 41 /* The ARX, ARY, RX and RY operands are alternate encodings of GPRs. */
3503 /* The ARX field of the SE_RR form instruction. */
3504 #define ARX RX + 1
3508 #define RY ARX + 1
10142 {"se_mtar", SE_RR(0,2), SE_RR_MASK, PPCVLE, 0, {ARX, RY}},
  /src/external/gpl3/binutils.old/dist/opcodes/
ppc-opc.c 41 /* The ARX, ARY, RX and RY operands are alternate encodings of GPRs. */
3503 /* The ARX field of the SE_RR form instruction. */
3504 #define ARX RX + 1
3508 #define RY ARX + 1
10077 {"se_mtar", SE_RR(0,2), SE_RR_MASK, PPCVLE, 0, {ARX, RY}},
  /src/external/gpl3/gdb/dist/opcodes/
ppc-opc.c 41 /* The ARX, ARY, RX and RY operands are alternate encodings of GPRs. */
3425 /* The ARX field of the SE_RR form instruction. */
3426 #define ARX RX + 1
3430 #define RY ARX + 1
9934 {"se_mtar", SE_RR(0,2), SE_RR_MASK, PPCVLE, 0, {ARX, RY}},
  /src/external/gpl3/gdb.old/dist/opcodes/
ppc-opc.c 41 /* The ARX, ARY, RX and RY operands are alternate encodings of GPRs. */
3425 /* The ARX field of the SE_RR form instruction. */
3426 #define ARX RX + 1
3430 #define RY ARX + 1
9923 {"se_mtar", SE_RR(0,2), SE_RR_MASK, PPCVLE, 0, {ARX, RY}},

Completed in 72 milliseconds