NetBSD Cross-Reference & Source Code Search Engine

Home	Sort by: relevance \| last modified time \| path

Full Search

in project(s):

Definition

Symbol

File Path

History

| | Help

Searched defs:MOD_1 (Results 1 - 12 of 12) sorted by relevancy

/src/external/gpl3/binutils/dist/opcodes/
mips16-opc.c	171 #define MOD_1 (WR_1\|RD_1) 217 {"addiu", "x,k", 0x4800, 0xf800, MOD_1, 0, I1, 0, 0 }, 227 {"addu", "x,k", 0x4800, 0xf800, MOD_1, 0, I1, 0, 0 }, 235 {"and", "x,y", 0xe80c, 0xf81f, MOD_1\|RD_2, SH, I1, 0, 0 }, 270 {"daddiu", "y,j", 0xfd00, 0xff00, MOD_1, 0, I3, 0, 0 }, 277 {"daddu", "y,j", 0xfd00, 0xff00, MOD_1, 0, I3, 0, 0 }, 300 {"dsllv", "y,x", 0xe814, 0xf81f, MOD_1\|RD_2, SH, I3, 0, 0 }, 302 {"dsll", "y,x", 0xe814, 0xf81f, MOD_1\|RD_2, SH, I3, 0, 0 }, 303 {"dsrav", "y,x", 0xe817, 0xf81f, MOD_1\|RD_2, SH, I3, 0, 0 }, 304 {"dsra", "y,]", 0xe813, 0xf81f, MOD_1, 0, I3, 0, 0 } [all...]
micromips-opc.c	225 #define MOD_1 (WR_1\|RD_1) 345 {"addiu", "ms,mt,mY", 0x4c01, 0xfc01, MOD_1, 0, I1, 0, 0 }, /* addiusp / 346 {"addiu", "mp,mt,mX", 0x4c00, 0xfc01, MOD_1, 0, I1, 0, 0 }, / addius5 */ 353 {"addius5", "mp,mX", 0x4c00, 0xfc01, MOD_1, 0, I1, 0, 0 }, 360 {"and", "mf,mt,mg", 0x4480, 0xffc0, MOD_1\|RD_3, 0, I1, 0, 0 }, 361 {"and", "mf,mg,mx", 0x4480, 0xffc0, MOD_1\|RD_2, 0, I1, 0, 0 }, 997 {"or", "mf,mt,mg", 0x44c0, 0xffc0, MOD_1\|RD_3, 0, I1, 0, 0 }, 998 {"or", "mf,mg,mx", 0x44c0, 0xffc0, MOD_1\|RD_2, 0, I1, 0, 0 }, 1038 {"sc", "t,~(b)", 0x6000b000, 0xfc00f000, MOD_1\|RD_3\|SM, 0, I1, 0, 0 }, 1040 {"scd", "t,~(b)", 0x6000f000, 0xfc00f000, MOD_1\|RD_3\|SM, 0, I3, 0, 0 } [all...]
mips-opc.c	240 #define MOD_1 (WR_1\|RD_1) 1276 {"ldaddw", "t,b", 0x70000010, 0xfc00ffff, MOD_1\|RD_2\|LM\|SM, 0, XLR, 0, 0 }, 1277 {"ldaddwu", "t,b", 0x70000011, 0xfc00ffff, MOD_1\|RD_2\|LM\|SM, 0, XLR, 0, 0 }, 1278 {"ldaddd", "t,b", 0x70000012, 0xfc00ffff, MOD_1\|RD_2\|LM\|SM, 0, XLR, 0, 0 }, 1847 {"sc", "t,+j(b)", 0x7c000026, 0xfc00007f, MOD_1\|RD_3\|SM, 0, I37, 0, 0 }, 1848 {"sc", "t,o(b)", 0xe0000000, 0xfc000000, MOD_1\|RD_3\|SM, 0, I2, 0, EE\|I37 }, 1850 {"scd", "t,+j(b)", 0x7c000027, 0xfc00007f, MOD_1\|RD_3\|SM, 0, I69, 0, 0 }, 1851 {"scd", "t,o(b)", 0xf0000000, 0xfc000000, MOD_1\|RD_3\|SM, 0, I3, 0, EE\|I69 }, 1853 {"scdp", "t,d,s", 0x7c000067, 0xfc0007ff, MOD_1\|RD_2\|RD_3\|SM, 0, I69, 0, 0 }, 1855 {"scwp", "t,d,s", 0x7c000066, 0xfc0007ff, MOD_1\|RD_2\|RD_3\|SM, 0, I37, 0, 0 } [all...]
/src/external/gpl3/binutils.old/dist/opcodes/
mips16-opc.c	171 #define MOD_1 (WR_1\|RD_1) 217 {"addiu", "x,k", 0x4800, 0xf800, MOD_1, 0, I1, 0, 0 }, 227 {"addu", "x,k", 0x4800, 0xf800, MOD_1, 0, I1, 0, 0 }, 235 {"and", "x,y", 0xe80c, 0xf81f, MOD_1\|RD_2, SH, I1, 0, 0 }, 270 {"daddiu", "y,j", 0xfd00, 0xff00, MOD_1, 0, I3, 0, 0 }, 277 {"daddu", "y,j", 0xfd00, 0xff00, MOD_1, 0, I3, 0, 0 }, 300 {"dsllv", "y,x", 0xe814, 0xf81f, MOD_1\|RD_2, SH, I3, 0, 0 }, 302 {"dsll", "y,x", 0xe814, 0xf81f, MOD_1\|RD_2, SH, I3, 0, 0 }, 303 {"dsrav", "y,x", 0xe817, 0xf81f, MOD_1\|RD_2, SH, I3, 0, 0 }, 304 {"dsra", "y,]", 0xe813, 0xf81f, MOD_1, 0, I3, 0, 0 } [all...]
micromips-opc.c	225 #define MOD_1 (WR_1\|RD_1) 345 {"addiu", "ms,mt,mY", 0x4c01, 0xfc01, MOD_1, 0, I1, 0, 0 }, /* addiusp / 346 {"addiu", "mp,mt,mX", 0x4c00, 0xfc01, MOD_1, 0, I1, 0, 0 }, / addius5 */ 353 {"addius5", "mp,mX", 0x4c00, 0xfc01, MOD_1, 0, I1, 0, 0 }, 360 {"and", "mf,mt,mg", 0x4480, 0xffc0, MOD_1\|RD_3, 0, I1, 0, 0 }, 361 {"and", "mf,mg,mx", 0x4480, 0xffc0, MOD_1\|RD_2, 0, I1, 0, 0 }, 997 {"or", "mf,mt,mg", 0x44c0, 0xffc0, MOD_1\|RD_3, 0, I1, 0, 0 }, 998 {"or", "mf,mg,mx", 0x44c0, 0xffc0, MOD_1\|RD_2, 0, I1, 0, 0 }, 1038 {"sc", "t,~(b)", 0x6000b000, 0xfc00f000, MOD_1\|RD_3\|SM, 0, I1, 0, 0 }, 1040 {"scd", "t,~(b)", 0x6000f000, 0xfc00f000, MOD_1\|RD_3\|SM, 0, I3, 0, 0 } [all...]
mips-opc.c	240 #define MOD_1 (WR_1\|RD_1) 1276 {"ldaddw", "t,b", 0x70000010, 0xfc00ffff, MOD_1\|RD_2\|LM\|SM, 0, XLR, 0, 0 }, 1277 {"ldaddwu", "t,b", 0x70000011, 0xfc00ffff, MOD_1\|RD_2\|LM\|SM, 0, XLR, 0, 0 }, 1278 {"ldaddd", "t,b", 0x70000012, 0xfc00ffff, MOD_1\|RD_2\|LM\|SM, 0, XLR, 0, 0 }, 1847 {"sc", "t,+j(b)", 0x7c000026, 0xfc00007f, MOD_1\|RD_3\|SM, 0, I37, 0, 0 }, 1848 {"sc", "t,o(b)", 0xe0000000, 0xfc000000, MOD_1\|RD_3\|SM, 0, I2, 0, EE\|I37 }, 1850 {"scd", "t,+j(b)", 0x7c000027, 0xfc00007f, MOD_1\|RD_3\|SM, 0, I69, 0, 0 }, 1851 {"scd", "t,o(b)", 0xf0000000, 0xfc000000, MOD_1\|RD_3\|SM, 0, I3, 0, EE\|I69 }, 1853 {"scdp", "t,d,s", 0x7c000067, 0xfc0007ff, MOD_1\|RD_2\|RD_3\|SM, 0, I69, 0, 0 }, 1855 {"scwp", "t,d,s", 0x7c000066, 0xfc0007ff, MOD_1\|RD_2\|RD_3\|SM, 0, I37, 0, 0 } [all...]
/src/external/gpl3/gdb/dist/opcodes/
mips16-opc.c	171 #define MOD_1 (WR_1\|RD_1) 217 {"addiu", "x,k", 0x4800, 0xf800, MOD_1, 0, I1, 0, 0 }, 227 {"addu", "x,k", 0x4800, 0xf800, MOD_1, 0, I1, 0, 0 }, 235 {"and", "x,y", 0xe80c, 0xf81f, MOD_1\|RD_2, SH, I1, 0, 0 }, 270 {"daddiu", "y,j", 0xfd00, 0xff00, MOD_1, 0, I3, 0, 0 }, 277 {"daddu", "y,j", 0xfd00, 0xff00, MOD_1, 0, I3, 0, 0 }, 300 {"dsllv", "y,x", 0xe814, 0xf81f, MOD_1\|RD_2, SH, I3, 0, 0 }, 302 {"dsll", "y,x", 0xe814, 0xf81f, MOD_1\|RD_2, SH, I3, 0, 0 }, 303 {"dsrav", "y,x", 0xe817, 0xf81f, MOD_1\|RD_2, SH, I3, 0, 0 }, 304 {"dsra", "y,]", 0xe813, 0xf81f, MOD_1, 0, I3, 0, 0 } [all...]
micromips-opc.c	225 #define MOD_1 (WR_1\|RD_1) 345 {"addiu", "ms,mt,mY", 0x4c01, 0xfc01, MOD_1, 0, I1, 0, 0 }, /* addiusp / 346 {"addiu", "mp,mt,mX", 0x4c00, 0xfc01, MOD_1, 0, I1, 0, 0 }, / addius5 */ 353 {"addius5", "mp,mX", 0x4c00, 0xfc01, MOD_1, 0, I1, 0, 0 }, 360 {"and", "mf,mt,mg", 0x4480, 0xffc0, MOD_1\|RD_3, 0, I1, 0, 0 }, 361 {"and", "mf,mg,mx", 0x4480, 0xffc0, MOD_1\|RD_2, 0, I1, 0, 0 }, 997 {"or", "mf,mt,mg", 0x44c0, 0xffc0, MOD_1\|RD_3, 0, I1, 0, 0 }, 998 {"or", "mf,mg,mx", 0x44c0, 0xffc0, MOD_1\|RD_2, 0, I1, 0, 0 }, 1038 {"sc", "t,~(b)", 0x6000b000, 0xfc00f000, MOD_1\|RD_3\|SM, 0, I1, 0, 0 }, 1040 {"scd", "t,~(b)", 0x6000f000, 0xfc00f000, MOD_1\|RD_3\|SM, 0, I3, 0, 0 } [all...]
mips-opc.c	240 #define MOD_1 (WR_1\|RD_1) 1276 {"ldaddw", "t,b", 0x70000010, 0xfc00ffff, MOD_1\|RD_2\|LM\|SM, 0, XLR, 0, 0 }, 1277 {"ldaddwu", "t,b", 0x70000011, 0xfc00ffff, MOD_1\|RD_2\|LM\|SM, 0, XLR, 0, 0 }, 1278 {"ldaddd", "t,b", 0x70000012, 0xfc00ffff, MOD_1\|RD_2\|LM\|SM, 0, XLR, 0, 0 }, 1847 {"sc", "t,+j(b)", 0x7c000026, 0xfc00007f, MOD_1\|RD_3\|SM, 0, I37, 0, 0 }, 1848 {"sc", "t,o(b)", 0xe0000000, 0xfc000000, MOD_1\|RD_3\|SM, 0, I2, 0, EE\|I37 }, 1850 {"scd", "t,+j(b)", 0x7c000027, 0xfc00007f, MOD_1\|RD_3\|SM, 0, I69, 0, 0 }, 1851 {"scd", "t,o(b)", 0xf0000000, 0xfc000000, MOD_1\|RD_3\|SM, 0, I3, 0, EE\|I69 }, 1853 {"scdp", "t,d,s", 0x7c000067, 0xfc0007ff, MOD_1\|RD_2\|RD_3\|SM, 0, I69, 0, 0 }, 1855 {"scwp", "t,d,s", 0x7c000066, 0xfc0007ff, MOD_1\|RD_2\|RD_3\|SM, 0, I37, 0, 0 } [all...]
/src/external/gpl3/gdb.old/dist/opcodes/
mips16-opc.c	171 #define MOD_1 (WR_1\|RD_1) 217 {"addiu", "x,k", 0x4800, 0xf800, MOD_1, 0, I1, 0, 0 }, 227 {"addu", "x,k", 0x4800, 0xf800, MOD_1, 0, I1, 0, 0 }, 235 {"and", "x,y", 0xe80c, 0xf81f, MOD_1\|RD_2, SH, I1, 0, 0 }, 270 {"daddiu", "y,j", 0xfd00, 0xff00, MOD_1, 0, I3, 0, 0 }, 277 {"daddu", "y,j", 0xfd00, 0xff00, MOD_1, 0, I3, 0, 0 }, 300 {"dsllv", "y,x", 0xe814, 0xf81f, MOD_1\|RD_2, SH, I3, 0, 0 }, 302 {"dsll", "y,x", 0xe814, 0xf81f, MOD_1\|RD_2, SH, I3, 0, 0 }, 303 {"dsrav", "y,x", 0xe817, 0xf81f, MOD_1\|RD_2, SH, I3, 0, 0 }, 304 {"dsra", "y,]", 0xe813, 0xf81f, MOD_1, 0, I3, 0, 0 } [all...]
micromips-opc.c	217 #define MOD_1 (WR_1\|RD_1) 334 {"addiu", "ms,mt,mY", 0x4c01, 0xfc01, MOD_1, 0, I1, 0, 0 }, /* addiusp / 335 {"addiu", "mp,mt,mX", 0x4c00, 0xfc01, MOD_1, 0, I1, 0, 0 }, / addius5 */ 342 {"addius5", "mp,mX", 0x4c00, 0xfc01, MOD_1, 0, I1, 0, 0 }, 349 {"and", "mf,mt,mg", 0x4480, 0xffc0, MOD_1\|RD_3, 0, I1, 0, 0 }, 350 {"and", "mf,mg,mx", 0x4480, 0xffc0, MOD_1\|RD_2, 0, I1, 0, 0 }, 937 {"or", "mf,mt,mg", 0x44c0, 0xffc0, MOD_1\|RD_3, 0, I1, 0, 0 }, 938 {"or", "mf,mg,mx", 0x44c0, 0xffc0, MOD_1\|RD_2, 0, I1, 0, 0 }, 978 {"sc", "t,~(b)", 0x6000b000, 0xfc00f000, MOD_1\|RD_3\|SM, 0, I1, 0, 0 }, 980 {"scd", "t,~(b)", 0x6000f000, 0xfc00f000, MOD_1\|RD_3\|SM, 0, I3, 0, 0 } [all...]
mips-opc.c	239 #define MOD_1 (WR_1\|RD_1) 1275 {"ldaddw", "t,b", 0x70000010, 0xfc00ffff, MOD_1\|RD_2\|LM\|SM, 0, XLR, 0, 0 }, 1276 {"ldaddwu", "t,b", 0x70000011, 0xfc00ffff, MOD_1\|RD_2\|LM\|SM, 0, XLR, 0, 0 }, 1277 {"ldaddd", "t,b", 0x70000012, 0xfc00ffff, MOD_1\|RD_2\|LM\|SM, 0, XLR, 0, 0 }, 1842 {"sc", "t,+j(b)", 0x7c000026, 0xfc00007f, MOD_1\|RD_3\|SM, 0, I37, 0, 0 }, 1843 {"sc", "t,o(b)", 0xe0000000, 0xfc000000, MOD_1\|RD_3\|SM, 0, I2, 0, EE\|I37 }, 1845 {"scd", "t,+j(b)", 0x7c000027, 0xfc00007f, MOD_1\|RD_3\|SM, 0, I69, 0, 0 }, 1846 {"scd", "t,o(b)", 0xf0000000, 0xfc000000, MOD_1\|RD_3\|SM, 0, I3, 0, EE\|I69 }, 1848 {"scdp", "t,d,s", 0x7c000067, 0xfc0007ff, MOD_1\|RD_2\|RD_3\|SM, 0, I69, 0, 0 }, 1850 {"scwp", "t,d,s", 0x7c000066, 0xfc0007ff, MOD_1\|RD_2\|RD_3\|SM, 0, I37, 0, 0 } [all...]

Completed in 52 milliseconds