OpenGrok
Home
Sort by:
relevance
|
last modified time
|
path
Full Search
in project(s):
src
xsrc
Definition
Symbol
File Path
History
|
|
Help
Searched
defs:U8_8
(Results
1 - 4
of
4
) sorted by relevancy
/src/external/gpl3/binutils/dist/opcodes/
s390-opc.c
219
#define
U8_8
(U4_36 + 1) /* 8 bit unsigned value starting at 8 */
221
#define U8_16 (
U8_8
+ 1) /* 8 bit unsigned value starting at 16 */
406
#define INSTR_RR_U0 2, {
U8_8
, 0,0,0,0,0 } /* e.g. svc */
455
#define INSTR_SI_URD 4, { D_20,B_16,
U8_8
,0,0,0 } /* e.g. cli */
457
#define INSTR_SIY_URD 6, { D20_20,B_16,
U8_8
,0,0,0 } /* e.g. tmy */
539
#define INSTR_VSI_URDV 6, { V_32,D_20,B_16,
U8_8
,0,0 } /* e.g. vlrl */
/src/external/gpl3/binutils.old/dist/opcodes/
s390-opc.c
219
#define
U8_8
(U4_36 + 1) /* 8 bit unsigned value starting at 8 */
221
#define U8_16 (
U8_8
+ 1) /* 8 bit unsigned value starting at 16 */
406
#define INSTR_RR_U0 2, {
U8_8
, 0,0,0,0,0 } /* e.g. svc */
455
#define INSTR_SI_URD 4, { D_20,B_16,
U8_8
,0,0,0 } /* e.g. cli */
457
#define INSTR_SIY_URD 6, { D20_20,B_16,
U8_8
,0,0,0 } /* e.g. tmy */
539
#define INSTR_VSI_URDV 6, { V_32,D_20,B_16,
U8_8
,0,0 } /* e.g. vlrl */
/src/external/gpl3/gdb.old/dist/opcodes/
s390-opc.c
219
#define
U8_8
(U4_36 + 1) /* 8 bit unsigned value starting at 8 */
221
#define U8_16 (
U8_8
+ 1) /* 8 bit unsigned value starting at 16 */
406
#define INSTR_RR_U0 2, {
U8_8
, 0,0,0,0,0 } /* e.g. svc */
455
#define INSTR_SI_URD 4, { D_20,B_16,
U8_8
,0,0,0 } /* e.g. cli */
457
#define INSTR_SIY_URD 6, { D20_20,B_16,
U8_8
,0,0,0 } /* e.g. tmy */
539
#define INSTR_VSI_URDV 6, { V_32,D_20,B_16,
U8_8
,0,0 } /* e.g. vlrl */
/src/external/gpl3/gdb/dist/opcodes/
s390-opc.c
219
#define
U8_8
(U4_36 + 1) /* 8 bit unsigned value starting at 8 */
221
#define U8_16 (
U8_8
+ 1) /* 8 bit unsigned value starting at 16 */
406
#define INSTR_RR_U0 2, {
U8_8
, 0,0,0,0,0 } /* e.g. svc */
455
#define INSTR_SI_URD 4, { D_20,B_16,
U8_8
,0,0,0 } /* e.g. cli */
457
#define INSTR_SIY_URD 6, { D20_20,B_16,
U8_8
,0,0,0 } /* e.g. tmy */
539
#define INSTR_VSI_URDV 6, { V_32,D_20,B_16,
U8_8
,0,0 } /* e.g. vlrl */
Completed in 71 milliseconds
Indexes created Wed Mar 25 00:23:37 UTC 2026