HomeSort by: relevance | last modified time | path
    Searched defs:new_clocks (Results 1 - 3 of 3) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/clk_mgr/dcn10/
amdgpu_rv1_clk_mgr.c 47 static int rv1_determine_dppclk_threshold(struct clk_mgr_internal *clk_mgr, struct dc_clocks *new_clocks)
49 bool request_dpp_div = new_clocks->dispclk_khz > new_clocks->dppclk_khz;
50 bool dispclk_increase = new_clocks->dispclk_khz > clk_mgr->base.clks.dispclk_khz;
51 int disp_clk_threshold = new_clocks->max_supported_dppclk_khz;
58 return new_clocks->dispclk_khz;
63 if (new_clocks->dispclk_khz <= disp_clk_threshold)
64 return new_clocks->dispclk_khz;
68 return new_clocks->dispclk_khz;
77 return new_clocks->dispclk_khz
137 struct dc_clocks *new_clocks = &context->bw_ctx.bw.dcn.clk; local in function:rv1_update_clocks
    [all...]
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/clk_mgr/dcn20/
amdgpu_dcn20_clk_mgr.c 156 struct dc_clocks *new_clocks = &context->bw_ctx.bw.dcn.clk; local in function:dcn2_update_clocks
191 if (should_set_clock(safe_to_lower, new_clocks->phyclk_khz, clk_mgr_base->clks.phyclk_khz)) {
192 clk_mgr_base->clks.phyclk_khz = new_clocks->phyclk_khz;
199 new_clocks->dcfclk_khz = (new_clocks->dcfclk_khz > (dc->debug.force_min_dcfclk_mhz * 1000)) ?
200 new_clocks->dcfclk_khz : (dc->debug.force_min_dcfclk_mhz * 1000);
202 if (should_set_clock(safe_to_lower, new_clocks->dcfclk_khz, clk_mgr_base->clks.dcfclk_khz)) {
203 clk_mgr_base->clks.dcfclk_khz = new_clocks->dcfclk_khz;
209 new_clocks->dcfclk_deep_sleep_khz, clk_mgr_base->clks.dcfclk_deep_sleep_khz)) {
210 clk_mgr_base->clks.dcfclk_deep_sleep_khz = new_clocks->dcfclk_deep_sleep_khz
282 struct dc_clocks *new_clocks = &context->bw_ctx.bw.dcn.clk; local in function:dcn2_update_clocks_fpga
    [all...]
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/clk_mgr/dcn21/
amdgpu_rn_clk_mgr.c 106 struct dc_clocks *new_clocks = &context->bw_ctx.bw.dcn.clk; local in function:rn_update_clocks
143 if (should_set_clock(safe_to_lower, new_clocks->phyclk_khz, clk_mgr_base->clks.phyclk_khz)) {
144 clk_mgr_base->clks.phyclk_khz = new_clocks->phyclk_khz;
148 if (should_set_clock(safe_to_lower, new_clocks->dcfclk_khz, clk_mgr_base->clks.dcfclk_khz)) {
149 clk_mgr_base->clks.dcfclk_khz = new_clocks->dcfclk_khz;
154 new_clocks->dcfclk_deep_sleep_khz, clk_mgr_base->clks.dcfclk_deep_sleep_khz)) {
155 clk_mgr_base->clks.dcfclk_deep_sleep_khz = new_clocks->dcfclk_deep_sleep_khz;
161 if (new_clocks->dppclk_khz < 100000)
162 new_clocks->dppclk_khz = 100000;
165 if (should_set_clock(safe_to_lower, new_clocks->dppclk_khz, clk_mgr->base.clks.dppclk_khz))
    [all...]

Completed in 133 milliseconds