| /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/hwmgr/ |
| amdgpu_process_pptables_v1_0.c | 214 (struct phm_ppt_v1_information *)(hwmgr->pptable);
257 struct phm_ppt_v1_information *pp_table_information = (struct phm_ppt_v1_information *)(hwmgr->pptable);
505 (struct phm_ppt_v1_information *)(hwmgr->pptable);
743 (struct phm_ppt_v1_information *)(hwmgr->pptable);
775 (struct phm_ppt_v1_information *)(hwmgr->pptable);
975 = (le32_to_cpu(tonga_fan_table->ulMinFanSCLKAcousticLimit) / 100); /* PPTable stores it in 10Khz unit for 2 decimal places. SMC wants MHz. */
1010 = (le32_to_cpu(fiji_fan_table->ulMinFanSCLKAcousticLimit) / 100); /* PPTable stores it in 10Khz unit for 2 decimal places. SMC wants MHz. */
1054 "Unsupported PPTable format!", return -1);
1070 hwmgr->pptable = kzalloc(sizeof(struct phm_ppt_v1_information), GFP_KERNEL);
1072 PP_ASSERT_WITH_CODE((NULL != hwmgr->pptable),
1237 const ATOM_Tonga_POWERPLAYTABLE *pptable = get_powerplay_table(hwmgr); local in function:ppt_get_vce_state_table_entry_v1_0
[all...] |
| amdgpu_vega20_hwmgr.c | 462 /* Parse pptable data read from VBIOS */
800 (struct phm_ppt_v3_information *)hwmgr->pptable;
829 "[InitSMCTable] Failed to upload PPtable!",
836 * Override PCIe link speed and link width for DPM Level 1. PPTable entries
1023 (struct phm_ppt_v3_information *)hwmgr->pptable;
1223 (struct phm_ppt_v3_information *)hwmgr->pptable;
2753 (struct phm_ppt_v2_information *)hwmgr->pptable;
3269 (struct phm_ppt_v3_information *)hwmgr->pptable;
3270 PPTable_t *pptable = (PPTable_t *)pptable_information->smc_pptable; local in function:vega20_print_clock_levels
3376 gen_speed = pptable->PcieGenSpeed[i]
[all...] |
| /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/ |
| amdgpu_arcturus_ppt.c | 178 TAB_MAP(PPTABLE),
365 /* pptable will handle the features to enable */
859 PPTable_t *pptable = smu->smu_table.driver_pptable; local in function:arcturus_get_thermal_temperature_range
864 range->max = pptable->TedgeLimit *
866 range->edge_emergency_max = (pptable->TedgeLimit + CTF_OFFSET_EDGE) *
868 range->hotspot_crit_max = pptable->ThotspotLimit *
870 range->hotspot_emergency_max = (pptable->ThotspotLimit + CTF_OFFSET_HOTSPOT) *
872 range->mem_crit_max = pptable->TmemLimit *
874 range->mem_emergency_max = (pptable->TmemLimit + CTF_OFFSET_HBM)*
991 PPTable_t *pptable = table_context->driver_pptable local in function:arcturus_read_sensor
1050 PPTable_t *pptable = smu->smu_table.driver_pptable; local in function:arcturus_get_fan_speed_percent
1290 PPTable_t *pptable = smu->smu_table.driver_pptable; local in function:arcturus_get_power_limit
1529 PPTable_t *pptable = table_context->driver_pptable; local in function:arcturus_dump_pptable
2231 PPTable_t *pptable = smu->smu_table.driver_pptable; local in function:arcturus_get_pptable_power_limit
[all...] |
| amdgpu_navi10_ppt.c | 199 TAB_MAP(PPTABLE),
737 PPTable_t *pptable = smu->smu_table.driver_pptable; local in function:navi10_is_support_fine_grained_dpm
742 dpm_desc = &pptable->DpmDescriptor[clk_index];
776 PPTable_t *pptable = (PPTable_t *)table_context->driver_pptable; local in function:navi10_print_clk_levels
850 pptable->LclkFreq[i],
1229 PPTable_t *pptable = smu->smu_table.driver_pptable; local in function:navi10_get_fan_speed_percent
1235 percent = current_rpm * 100 / pptable->FanMaximumRpm;
1600 PPTable_t *pptable = table_context->driver_pptable; local in function:navi10_read_sensor
1608 *(uint32_t *)data = pptable->FanMaximumRpm;
1847 PPTable_t *pptable = smu->smu_table.driver_pptable local in function:navi10_get_pptable_power_limit
1855 PPTable_t *pptable = smu->smu_table.driver_pptable; local in function:navi10_get_power_limit
1898 PPTable_t *pptable = smu->smu_table.driver_pptable; local in function:navi10_update_pcie_parameters
[all...] |
| amdgpu_vega20_ppt.c | 208 TAB_MAP(PPTABLE),
583 pr_err("Unsupported PPTable format!");
966 PPTable_t *pptable = (PPTable_t *)table_context->driver_pptable; local in function:vega20_print_clk_levels
1078 (pptable->PcieGenSpeed[i] == 0) ? "2.5GT/s," :
1079 (pptable->PcieGenSpeed[i] == 1) ? "5.0GT/s," :
1080 (pptable->PcieGenSpeed[i] == 2) ? "8.0GT/s," :
1081 (pptable->PcieGenSpeed[i] == 3) ? "16.0GT/s," : "",
1082 (pptable->PcieLaneCount[i] == 1) ? "x1" :
1083 (pptable->PcieLaneCount[i] == 2) ? "x2" :
1084 (pptable->PcieLaneCount[i] == 3) ? "x4"
2861 PPTable_t *pptable = table_context->driver_pptable; local in function:vega20_set_thermal_fan_table
2891 PPTable_t *pptable = smu->smu_table.driver_pptable; local in function:vega20_get_fan_speed_percent
3006 PPTable_t *pptable = table_context->driver_pptable; local in function:vega20_read_sensor
3107 PPTable_t *pptable = smu->smu_table.driver_pptable; local in function:vega20_get_thermal_temperature_range
3154 PPTable_t *pptable = smu->smu_table.driver_pptable; local in function:vega20_update_pcie_parameters
[all...] |
| /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/inc/ |
| hwmgr.h | 526 /* Structure to hold PPTable information */
685 uint16_t usDefaultMaxFanRPM; /* The max Fan RPM value for Fuzzy Fan Control feature, default from PPTable */
764 void *pptable; member in struct:pp_hwmgr
|
