HomeSort by: relevance | last modified time | path
    Searched defs:soc_clocks (Results 1 - 4 of 4) sorted by relevancy

  /src/sys/external/gpl2/dts/dist/arch/arm/boot/dts/
pxa168.dtsi 63 clocks = <&soc_clocks PXA168_CLK_UART0>;
64 resets = <&soc_clocks PXA168_CLK_UART0>;
73 clocks = <&soc_clocks PXA168_CLK_UART1>;
74 resets = <&soc_clocks PXA168_CLK_UART1>;
83 clocks = <&soc_clocks PXA168_CLK_UART2>;
84 resets = <&soc_clocks PXA168_CLK_UART2>;
96 clocks = <&soc_clocks PXA168_CLK_GPIO>;
97 resets = <&soc_clocks PXA168_CLK_GPIO>;
126 clocks = <&soc_clocks PXA168_CLK_TWSI0>;
127 resets = <&soc_clocks PXA168_CLK_TWSI0>
154 soc_clocks: clocks{ label
    [all...]
pxa910.dtsi 75 clocks = <&soc_clocks PXA910_CLK_UART0>;
76 resets = <&soc_clocks PXA910_CLK_UART0>;
85 clocks = <&soc_clocks PXA910_CLK_UART1>;
86 resets = <&soc_clocks PXA910_CLK_UART1>;
95 clocks = <&soc_clocks PXA910_CLK_UART2>;
96 resets = <&soc_clocks PXA910_CLK_UART2>;
109 clocks = <&soc_clocks PXA910_CLK_GPIO>;
110 resets = <&soc_clocks PXA910_CLK_GPIO>;
138 clocks = <&soc_clocks PXA910_CLK_TWSI0>;
139 resets = <&soc_clocks PXA910_CLK_TWSI0>
166 soc_clocks: clocks{ label
    [all...]
mmp2.dtsi 48 clocks = <&soc_clocks MMP2_CLK_GPU_3D>,
49 <&soc_clocks MMP2_CLK_GPU_BUS>;
51 power-domains = <&soc_clocks MMP2_POWER_DOMAIN_GPU>;
144 clocks = <&soc_clocks MMP2_CLK_USB>;
154 clocks = <&soc_clocks MMP2_CLK_SDH0>;
163 clocks = <&soc_clocks MMP2_CLK_SDH1>;
172 clocks = <&soc_clocks MMP2_CLK_SDH2>;
181 clocks = <&soc_clocks MMP2_CLK_SDH3>;
191 clocks = <&soc_clocks MMP2_CLK_CCIC0>;
202 clocks = <&soc_clocks MMP2_CLK_CCIC1>
503 soc_clocks: clocks { label
    [all...]
mmp3.dtsi 198 clocks = <&soc_clocks MMP2_CLK_USB>;
216 clocks = <&soc_clocks MMP2_CLK_USBHSIC0>;
237 clocks = <&soc_clocks MMP2_CLK_USBHSIC1>;
250 clocks = <&soc_clocks MMP2_CLK_SDH0>;
259 clocks = <&soc_clocks MMP2_CLK_SDH1>;
268 clocks = <&soc_clocks MMP2_CLK_SDH2>;
277 clocks = <&soc_clocks MMP2_CLK_SDH3>;
286 clocks = <&soc_clocks MMP3_CLK_SDH4>;
298 clocks = <&soc_clocks MMP2_CLK_CCIC0>;
300 power-domains = <&soc_clocks MMP3_POWER_DOMAIN_CAMERA>
570 soc_clocks: clocks@d4050000 { label
    [all...]

Completed in 40 milliseconds