HomeSort by: relevance | last modified time | path
    Searched defs:vcc (Results 1 - 5 of 5) sorted by relevancy

  /src/sys/arch/evbarm/armadillo/
armadillo9_pcic.c 89 int vcc = 0; local
92 vcc |= VCC_3V;
93 return vcc;
  /src/sys/arch/evbmips/alchemy/
dbau1550.c 258 uint16_t vcc, vpp; local
278 vcc = DBAU1550_PCMCIA_VCC_GND;
282 vcc = DBAU1550_PCMCIA_VCC_5V;
286 vcc = DBAU1550_PCMCIA_VCC_3V;
296 status |= vcc << shift;
316 /* NOTE: WE DO NOT SUPPORT DIFFERENT VCC/VPP LEVELS! */
  /src/sys/arch/arm/ep93xx/
eppcic.c 572 int cap, vcc = 0; local
577 vcc = 5;
579 printf("%s: unsupported Vcc 5 Volts",
583 vcc = 3;
585 printf("%s: unsupported Vcc 3.3 Volts",
588 DPRINTFN(1, ("eppcic_get_voltage: vs1=%d, vs2=%d (%dV)\n",epgpio_read_bit(sc->sc_gpio, ph->ph_port, ph->ph_vs[0]),epgpio_read_bit(sc->sc_gpio, ph->ph_port, ph->ph_vs[1]),vcc));
589 return vcc;
  /src/external/gpl3/gcc.old/dist/gcc/config/gcn/
gcn.cc 93 The SGPR count includes any special extra registers such as VCC. */
95 #define MAX_NORMAL_SGPR_COUNT 62 // i.e. 64 with VCC
566 /* We allocate into exec and vcc regs. Those make small register class. */
1848 rtx vcc = gen_rtx_REG (DImode, CC_SAVE_REG);
1867 vcc, undef_v64si, exec));
1869 vcc, vcc, undef_v64si, exec));
1872 emit_insn (gen_addv64di3_vcc_zext_dup (tmp, mem_base_lo, tmp, vcc));
1879 (tmp, tmplo, mem_base, vcc, gcn_gen_undef (V64DImode),
1882 emit_insn (gen_addv64di3_vcc_zext_dup2 (tmp, tmplo, mem_base, vcc));
2700 rtx vcc = gen_rtx_REG (DImode, VCC_LO_REG); local
    [all...]
  /src/external/gpl3/gcc/dist/gcc/config/gcn/
gcn.cc 95 The SGPR count includes any special extra registers such as VCC. */
97 #define MAX_NORMAL_SGPR_COUNT 62 // i.e. 64 with VCC
721 /* We allocate into exec and vcc regs. Those make small register class. */
1409 GEN_VN (add,si3_vcc_dup, A(rtx dest, rtx src1, rtx src2, rtx vcc),
1410 A(dest, src1, src2, vcc))
1412 GEN_VN (add,di3_vcc_zext_dup, A(rtx dest, rtx src1, rtx src2, rtx vcc),
1413 A(dest, src1, src2, vcc))
1415 GEN_VN (add,di3_vcc_zext_dup2, A(rtx dest, rtx src1, rtx src2, rtx vcc),
1416 A(dest, src1, src2, vcc))
2278 rtx vcc = gen_rtx_REG (DImode, CC_SAVE_REG) local
3118 rtx vcc = gen_rtx_REG (DImode, VCC_LO_REG); local
    [all...]

Completed in 37 milliseconds