HomeSort by: relevance | last modified time | path
    Searched defs:DefReg (Results 1 - 19 of 19) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
AArch64RedundantCopyElimination.cpp 382 Register DefReg = MI->getOperand(0).getReg();
385 if (!MRI->isReserved(DefReg) &&
389 if (KnownReg.Reg != DefReg &&
390 !TRI->isSuperRegister(DefReg, KnownReg.Reg))
414 if (TRI->isSuperRegister(DefReg, KnownReg.Reg) && KnownReg.Imm < 0)
  /src/external/apache2/llvm/dist/llvm/lib/Target/Mips/
Mips16InstrInfo.cpp 369 int DefReg = 0;
373 DefReg = MO.getReg();
392 if (DefReg != Reg) {
407 if (DefReg!= SpReg) {
  /src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/
PPCPreEmitPeephole.cpp 253 Register DefReg;
285 if (!BBI->readsRegister(Pair.DefReg, TRI) &&
286 !BBI->modifiesRegister(Pair.DefReg, TRI))
295 if (UseOp && UseOp->isReg() && UseOp->getReg() == Pair.DefReg &&
PPCVSXSwapRemoval.cpp 671 Register DefReg = MI->getOperand(0).getReg();
677 for (MachineInstr &UseMI : MRI->use_nodbg_instructions(DefReg)) {
724 Register DefReg = DefMI->getOperand(0).getReg();
743 for (MachineInstr &UseMI : MRI->use_nodbg_instructions(DefReg)) {
783 Register DefReg = MI->getOperand(0).getReg();
785 for (MachineInstr &UseMI : MRI->use_nodbg_instructions(DefReg)) {
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/
DetectDeadLanes.cpp 250 Register DefReg = Def.getReg();
251 const TargetRegisterClass *RC = MRI->getRegClass(DefReg);
285 Register DefReg = Def.getReg();
286 if (!Register::isVirtualRegister(DefReg))
288 unsigned DefRegIdx = Register::virtReg2Index(DefReg);
428 Register DefReg = Def.getReg();
431 if (Register::isVirtualRegister(DefReg)) {
435 const TargetRegisterClass *DstRC = MRI->getRegClass(DefReg);
470 Register DefReg = Def.getReg();
471 if (!Register::isVirtualRegister(DefReg))
    [all...]
ImplicitNullChecks.cpp 718 unsigned DefReg = NoRegister;
720 DefReg = MI->getOperand(0).getReg();
731 auto MIB = BuildMI(MBB, DL, TII->get(TargetOpcode::FAULTING_OP), DefReg)
LiveVariables.cpp 216 Register DefReg = MO.getReg();
217 if (TRI->isSubRegister(Reg, DefReg)) {
218 for (MCSubRegIterator SubRegs(DefReg, TRI, /*IncludeSelf=*/true);
PHIElimination.cpp 203 Register DefReg = DefMI->getOperand(0).getReg();
204 if (MRI->use_nodbg_empty(DefReg)) {
TailDuplicator.cpp 352 Register DefReg = MI->getOperand(0).getReg();
357 const TargetRegisterClass *RC = MRI->getRegClass(DefReg);
358 LocalVRMap.insert(std::make_pair(DefReg, RegSubRegPair(SrcReg, SrcSubReg)));
364 if (isDefLiveOut(DefReg, TailBB, MRI) || RegsUsedByPhi.count(DefReg))
365 addSSAUpdateEntry(DefReg, NewDef, PredBB);
MachineVerifier.cpp 2548 Register DefReg = MODef.getReg();
2549 if (!Register::isVirtualRegister(DefReg))
  /src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
A15SDOptimizer.cpp 215 Register DefReg = MODef.getReg();
216 if (!Register::isVirtualRegister(DefReg)) {
ARMLoadStoreOptimizer.cpp 884 Register DefReg = MO.getReg();
886 if (is_contained(ImpDefs, DefReg))
889 if (MI->readsRegister(DefReg))
891 ImpDefs.push_back(DefReg);
  /src/external/apache2/llvm/dist/llvm/lib/Target/X86/
X86DomainReassignment.cpp 592 Register DefReg = DefOp.getReg();
593 if (!DefReg.isVirtual()) {
597 visitRegister(C, DefReg, Domain, Worklist);
X86InstructionSelector.cpp 508 const Register DefReg = I.getOperand(0).getReg();
509 LLT Ty = MRI.getType(DefReg);
510 const RegisterBank &RB = *RBI.getRegBank(DefReg, MRI, TRI);
546 addFullAddress(MIB, AM).addUse(DefReg);
568 const Register DefReg = I.getOperand(0).getReg();
569 LLT Ty = MRI.getType(DefReg);
621 const Register DefReg = I.getOperand(0).getReg();
622 LLT Ty = MRI.getType(DefReg);
640 const Register DefReg = I.getOperand(0).getReg();
641 LLT Ty = MRI.getType(DefReg);
    [all...]
  /src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/GlobalISel/
LegalizationArtifactCombiner.h 397 Register DefReg = MI.getOperand(I).getReg();
398 UpdatedDefs.push_back(DefReg);
399 Builder.buildTrunc(DefReg, NewUnmerge.getReg(I));
688 Register DefReg = MI.getOperand(DefIdx).getReg();
689 Builder.buildMerge(DefReg, Regs);
690 UpdatedDefs.push_back(DefReg);
704 Register DefReg = MI.getOperand(Idx).getReg();
705 Builder.buildInstr(ConvertOp, {DefReg}, {MergeSrc});
706 UpdatedDefs.push_back(DefReg);
  /src/external/apache2/llvm/dist/llvm/lib/Target/WebAssembly/
WebAssemblyCFGStackify.cpp 829 // DefReg = INST ...
830 // TeeReg, Reg = TEE_... DefReg
834 // with DefReg and TeeReg stackified but Reg not stackified.
839 // DefReg = INST ...
840 // TeeReg = COPY DefReg
841 // Reg = COPY DefReg
851 Register DefReg = MI.getOperand(2).getReg();
853 // Now we are not using TEE anymore, so unstackify DefReg too
854 MFI.unstackifyVReg(DefReg);
855 unsigned CopyOpc = getCopyOpcode(MRI.getRegClass(DefReg));
    [all...]
WebAssemblyRegStackify.cpp 469 Register DefReg = MO.getReg();
470 if (!Register::isVirtualRegister(DefReg) ||
471 !MFI.isVRegStackified(DefReg))
473 assert(MRI.hasOneNonDBGUse(DefReg));
474 const MachineOperand &NewUse = *MRI.use_nodbg_begin(DefReg);
618 /// DefReg = INST ... // Def (to become the new Insert)
619 /// TeeReg, Reg = TEE_... DefReg
624 /// with DefReg and TeeReg stackified. This eliminates a local.get from the
641 Register DefReg = MRI.createVirtualRegister(RegClass);
646 .addReg(DefReg, getUndefRegState(DefMO.isDead()))
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/
FastISel.cpp 178 static bool isRegUsedByPhiNodes(Register DefReg,
181 if (P.second == DefReg)
202 Register DefReg = findLocalRegDef(LocalMI);
203 if (!DefReg)
205 if (FuncInfo.RegsWithFixups.count(DefReg))
207 bool UsedByPHI = isRegUsedByPhiNodes(DefReg, FuncInfo);
208 if (!UsedByPHI && MRI.use_nodbg_empty(DefReg)) {
  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
AMDGPUInstructionSelector.cpp 194 const Register DefReg = I.getOperand(0).getReg();
195 const LLT DefTy = MRI->getType(DefReg);
208 MRI->getRegClassOrRegBank(DefReg);
228 return RBI.constrainGenericRegister(DefReg, *DefRC, *MRI);

Completed in 37 milliseconds