HomeSort by: relevance | last modified time | path
    Searched defs:FCR (Results 1 - 4 of 4) sorted by relevancy

  /src/sys/arch/evbarm/stand/boot2440/
dm9000.c 77 #define FCR 0x0a /* flow control */
273 val = CSR_READ_1(l, FCR);
274 CSR_WRITE_1(l, FCR, val | FCR_FLCE);
  /src/sys/arch/mmeye/mmeye/
machdep.c 571 #define FCR 2
608 /* OUTP(FCR, 0x87); */ /* FIFO mode */
609 OUTP(FCR, 0x00); /* no FIFO mode */
  /src/sys/arch/sandpoint/stand/altboot/
brdsetup.c 79 #define FCR 2
1155 UART_WRITE(base, FCR, 0x00);
1159 UART_WRITE(base, FCR, 0x07); /* FIFO on, TXRX FIFO reset */
  /src/sys/arch/powerpc/include/booke/
e500reg.h 788 #define FIR_OP_CM0 4 /* Issue command from FCR[CMD0] */
789 #define FIR_OP_CM1 5 /* Issue command from FCR[CMD1] */
790 #define FIR_OP_CM2 6 /* Issue command from FCR[CMD2] */
791 #define FIR_OP_CM3 7 /* Issue command from FCR[CMD3] */
796 #define FIR_OP_CW0 12 /* Wait for LFRB then FCR[CMD0] */
797 #define FIR_OP_CW1 13 /* Wait for LFRB then FCR[CMD1] */
800 #define FCR 0xE8 /* Flash Command Register */

Completed in 17 milliseconds