HomeSort by: relevance | last modified time | path
    Searched defs:IsKill (Results 1 - 12 of 12) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/lib/Target/Mips/
Mips16RegisterInfo.cpp 123 bool IsKill = false;
139 IsKill = true;
141 MI.getOperand(OpNo).ChangeToRegister(FrameReg, false, false, IsKill);
MipsSERegisterInfo.cpp 200 bool IsKill = false;
235 IsKill = true;
252 IsKill = true;
256 MI.getOperand(OpNo).ChangeToRegister(FrameReg, false, false, IsKill);
MipsSEFrameLowering.cpp 193 .addReg(Src, getKillRegState(I->getOperand(0).isKill()));
235 unsigned SrcKill = getKillRegState(I->getOperand(0).isKill());
267 unsigned SrcKill = getKillRegState(I->getOperand(1).isKill());
326 TII.storeRegToStack(MBB, I, LoReg, I->getOperand(1).isKill(), FI, RC,
328 TII.storeRegToStack(MBB, I, HiReg, I->getOperand(2).isKill(), FI, RC,
390 TII.storeRegToStack(MBB, I, SrcReg, Op1.isKill(), FI, RC, &RegInfo, 0);
832 bool IsKill = !IsRAAndRetAddrIsTaken;
834 TII.storeRegToStackSlot(MBB, MI, Reg, IsKill,
  /src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/
HexagonBlockRanges.cpp 326 bool IsKill = Op.isKill();
329 if (IsKill)
HexagonFrameLowering.cpp 1419 bool IsKill = !HRI.isEHReturnCalleeSaveReg(Reg);
1422 HII.storeRegToStackSlot(MBB, MI, Reg, IsKill, FI, RC, &HRI);
1423 if (IsKill)
1782 bool IsKill = MI->getOperand(2).isKill();
1791 .addReg(SrcR, getKillRegState(IsKill));
1845 bool IsKill = MI->getOperand(2).isKill();
1860 .addReg(SrcR, getKillRegState(IsKill))
1934 bool IsKill = MI->getOperand(2).isKill()
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/
FixupStatepointCallerSaved.cpp 112 // IsKill - set to true if COPY is Kill (there are no uses of Y)
116 bool &IsKill, const TargetInstrInfo &TII,
121 IsKill = false;
158 IsKill = DestSrc->Source->isKill();
418 bool IsKill = true;
420 Reg = performCopyPropagation(Reg, InsertBefore, IsKill, TII, TRI);
423 TII.storeRegToStackSlot(*MI.getParent(), InsertBefore, Reg, IsKill, FI,
ScheduleDAGInstrs.cpp 403 bool IsKill = MO.getSubReg() == 0 || MO.isUndef();
407 KillLaneMask = IsKill ? LaneBitmask::getAll() : DefLaneMask;
1108 bool IsKill = LiveRegs.available(MRI, Reg);
1109 MO.setIsKill(IsKill);
  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
SIShrinkInstructions.cpp 245 bool IsKill = NewAddrDwords == Info->VAddrDwords;
257 if (!Op.isKill())
258 IsKill = false;
292 MI.getOperand(VAddr0Idx).setIsKill(IsKill);
367 const bool IsKill = SrcReg->isKill();
374 /*isImp*/ false, IsKill,
583 if (Op.isKill() && TRI.regsOverlap(X, Op.getReg()))
SIRegisterInfo.cpp 82 bool IsKill;
114 IsKill(MI->getOperand(0).isKill()), DL(MI->getDebugLoc()), Index(Index),
202 /*IsKill*/ false);
225 /*IsKill*/ false);
237 /*IsKill*/ false);
262 /*IsKill*/ false);
921 unsigned ValueReg, bool IsKill) {
941 .addReg(Src, getKillRegState(IsKill));
1023 unsigned LoadStoreOp, int Index, Register ValueReg, bool IsKill,
    [all...]
SIInstrInfo.cpp 1406 Register SrcReg, bool isKill,
1440 .addReg(SrcReg, getKillRegState(isKill)) // data
1455 .addReg(SrcReg, getKillRegState(isKill)) // data
2045 bool IsKill = RegOp.isKill();
2063 NonRegOp.ChangeToRegister(Reg, false, false, IsKill, IsDead, IsUndef, IsDebug);
2415 CondReg.setIsKill(OrigCond.isKill());
2470 CondReg.setIsKill(Cond[1].isKill());
2817 Src0->setIsKill(Src1->isKill());
3037 if (Op.isReg() && Op.isKill())
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
ARMLoadStoreOptimizer.cpp 870 bool IsKill = MO.isKill();
871 if (IsKill)
873 Regs.push_back(std::make_pair(Reg, IsKill));
964 if (!MO.isReg() || !MO.isKill())
1293 bool BaseKill = BaseOP.isKill();
1473 bool BaseKill = getLoadStoreBaseOp(*MI).isKill();
1534 : getKillRegState(MO.isKill())))
1586 .addReg(MO.getReg(), getKillRegState(MO.isKill()))
1597 .addReg(MO.getReg(), getKillRegState(MO.isKill()))
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/Target/X86/
X86InstrInfo.cpp 1191 bool &isKill, MachineOperand &ImplicitOp,
1207 isKill = Src.isKill();
1223 isKill = Src.isKill();
1235 isKill = true;
1279 bool IsKill = MI.getOperand(1).isKill();
1286 .addReg(Src, getKillRegState(IsKill));
1320 bool IsKill2 = MI.getOperand(2).isKill();
    [all...]

Completed in 34 milliseconds