HomeSort by: relevance | last modified time | path
    Searched defs:NewMIs (Results 1 - 8 of 8) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/GlobalISel/
Legalizer.cpp 116 SmallVector<MachineInstr *, 4> NewMIs;
136 LLVM_DEBUG(NewMIs.push_back(&MI));
142 for (const auto *MI : NewMIs)
144 NewMIs.clear();
  /src/external/apache2/llvm/dist/llvm/lib/Target/X86/
X86CmovConversion.cpp 760 SmallVector<MachineInstr *, 4> NewMIs;
763 /*UnfoldStore*/ false, NewMIs);
769 auto *NewCMOV = NewMIs.pop_back_val();
779 for (auto *NewMI : NewMIs) {
X86SpeculativeLoadHardening.cpp 912 SmallVector<MachineInstr *, 2> NewMIs;
917 /*UnfoldStore*/ false, NewMIs);
922 for (auto *NewMI : NewMIs)
932 for (auto *NewMI : NewMIs) {
  /src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/
MachinePipeliner.h 148 DenseMap<MachineInstr*, MachineInstr *> NewMIs;
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/
MachineLICM.cpp 1251 SmallVector<MachineInstr *, 2> NewMIs;
1254 /*UnfoldStore=*/false, NewMIs);
1259 assert(NewMIs.size() == 2 &&
1263 MBB->insert(Pos, NewMIs[0]);
1264 MBB->insert(Pos, NewMIs[1]);
1267 if (!IsLoopInvariantInst(*NewMIs[0]) || !IsProfitableToHoist(*NewMIs[0])) {
1268 NewMIs[0]->eraseFromParent();
1269 NewMIs[1]->eraseFromParent();
1274 UpdateRegPressure(NewMIs[1])
    [all...]
TwoAddressInstructionPass.cpp 1220 SmallVector<MachineInstr *, 2> NewMIs;
1223 /*UnfoldStore=*/false, NewMIs)) {
1227 assert(NewMIs.size() == 2 &&
1230 NewMIs[1]->addRegisterKilled(Reg, TRI);
1234 MBB->insert(mi, NewMIs[0]);
1235 MBB->insert(mi, NewMIs[1]);
1237 LLVM_DEBUG(dbgs() << "2addr: NEW LOAD: " << *NewMIs[0]
1238 << "2addr: NEW INST: " << *NewMIs[1]);
1241 unsigned NewDstIdx = NewMIs[1]->findRegisterDefOperandIdx(regA);
1242 unsigned NewSrcIdx = NewMIs[1]->findRegisterUseOperandIdx(regB)
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/
PPCInstrInfo.cpp 1910 SmallVectorImpl<MachineInstr *> &NewMIs) const {
1917 NewMIs.push_back(addFrameReference(
1934 SmallVector<MachineInstr *, 4> NewMIs;
1936 StoreRegToStackSlot(MF, SrcReg, isKill, FrameIdx, RC, NewMIs);
1938 for (unsigned i = 0, e = NewMIs.size(); i != e; ++i)
1939 MBB.insert(MI, NewMIs[i]);
1946 NewMIs.back()->addMemOperand(MF, MMO);
1969 SmallVectorImpl<MachineInstr *> &NewMIs)
1972 NewMIs.push_back(addFrameReference(BuildMI(MF, DL, get(Opcode), DestReg),
1989 SmallVector<MachineInstr*, 4> NewMIs;
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
ARMBaseInstrInfo.cpp 273 std::vector<MachineInstr*> NewMIs;
288 NewMIs.push_back(MemMI);
289 NewMIs.push_back(UpdateMI);
306 NewMIs.push_back(UpdateMI);
307 NewMIs.push_back(MemMI);
326 MachineInstr *NewMI = NewMIs[j];
340 MFI->insert(MBBI, NewMIs[1]);
341 MFI->insert(MBBI, NewMIs[0]);
342 return NewMIs[0];

Completed in 105 milliseconds