HomeSort by: relevance | last modified time | path
    Searched defs:NewVReg (Results 1 - 9 of 9) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/
PPCVSXCopy.cpp 105 Register NewVReg = MRI.createVirtualRegister(SrcRC);
107 TII->get(TargetOpcode::SUBREG_TO_REG), NewVReg)
114 SrcMO.setReg(NewVReg);
127 Register NewVReg = MRI.createVirtualRegister(DstRC);
129 NewVReg)
133 SrcMO.setReg(NewVReg);
PPCVSXSwapRemoval.cpp 923 Register NewVReg = MRI->createVirtualRegister(DstRC);
925 MI->getOperand(0).setReg(NewVReg);
942 .addReg(NewVReg);
954 insertSwap(MI, InsertPoint, DstReg, NewVReg);
PPCMIPeephole.cpp 1487 Register NewVReg = MRI->createVirtualRegister(&PPC::CRRCRegClass);
1489 TII->get(PPC::PHI), NewVReg)
1492 BI2->getOperand(1).setReg(NewVReg);
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/
InstrEmitter.cpp 330 Register NewVReg = MRI->createVirtualRegister(OpRC);
332 TII->get(TargetOpcode::COPY), NewVReg).addReg(VReg);
333 VReg = NewVReg;
397 Register NewVReg = MRI->createVirtualRegister(IIRC);
399 TII->get(TargetOpcode::COPY), NewVReg).addReg(VReg);
400 VReg = NewVReg;
616 Register NewVReg = MRI->createVirtualRegister(DstRC);
618 NewVReg).addReg(VReg);
621 bool isNew = VRBaseMap.insert(std::make_pair(Op, NewVReg)).second;
633 Register NewVReg = MRI->createVirtualRegister(TRI->getAllocatableClass(RC))
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/
RenameIndependentSubregs.cpp 142 Register NewVReg = MRI->createVirtualRegister(RegClass);
143 LiveInterval &NewLI = LIS->createEmptyInterval(NewVReg);
145 LLVM_DEBUG(dbgs() << ' ' << printReg(NewVReg));
InlineSpiller.cpp 638 Register NewVReg = Edit->createFrom(Original);
642 Edit->rematerializeAt(*MI.getParent(), MI, NewVReg, RM, TRI);
657 MO.setReg(NewVReg);
967 void InlineSpiller::insertReload(Register NewVReg,
973 TII.loadRegFromStackSlot(MBB, MI, NewVReg, StackSlot,
974 MRI.getRegClass(NewVReg), &TRI);
979 NewVReg));
997 /// insertSpill - Insert a spill of NewVReg after MI.
998 void InlineSpiller::insertSpill(Register NewVReg, bool isKill,
1010 TII.storeRegToStackSlot(MBB, SpillBefore, NewVReg, isKill, StackSlot
    [all...]
LiveIntervals.cpp 1743 Register NewVReg = MRI->createVirtualRegister(RegClass);
1744 LiveInterval &NewLI = createEmptyInterval(NewVReg);
PeepholeOptimizer.cpp 1238 Register NewVReg = MRI->createVirtualRegister(DefRC);
1242 TII->get(TargetOpcode::COPY), NewVReg)
1253 MRI->replaceRegWith(Def.Reg, NewVReg);
1254 MRI->clearKillFlags(NewVReg);
  /src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
AArch64InstrInfo.cpp 546 unsigned *NewVReg = nullptr) {
606 if (NewVReg)
607 *NewVReg = DefMI->getOperand(SrcOpNum).getReg();
766 unsigned NewVReg = 0;
767 unsigned FoldedOpc = canFoldIntoCSel(MRI, TrueReg, &NewVReg);
774 FoldedOpc = canFoldIntoCSel(MRI, FalseReg, &NewVReg);
778 FalseReg = NewVReg;
780 // The extends the live range of NewVReg.
781 MRI.clearKillFlags(NewVReg);

Completed in 83 milliseconds