HomeSort by: relevance | last modified time | path
    Searched defs:OffsetIsScalable (Results 1 - 8 of 8) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
AArch64StorePairSuppress.cpp 152 bool OffsetIsScalable;
153 if (TII->getMemOperandWithOffset(MI, BaseOp, Offset, OffsetIsScalable,
AArch64InstrInfo.cpp 2515 int64_t &Offset, bool &OffsetIsScalable, unsigned &Width,
2521 if (!getMemOperandWithOffsetWidth(LdSt, BaseOp, Offset, OffsetIsScalable,
2533 bool OffsetIsScalable;
2534 if (!getMemOperandWithOffset(MemI, Base, Offset, OffsetIsScalable, TRI))
2548 bool &OffsetIsScalable, unsigned &Width,
2586 OffsetIsScalable = Scale.isScalable();
6613 bool OffsetIsScalable;
6617 if (!getMemOperandWithOffset(MI, Base, Offset, OffsetIsScalable, &TRI) ||
6622 if (OffsetIsScalable)
7088 bool OffsetIsScalable;
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/
MachineSink.cpp 1009 bool OffsetIsScalable;
1010 if (!TII->getMemOperandWithOffset(MI, BaseOp, Offset, OffsetIsScalable, TRI))
ModuloSchedule.cpp 915 bool OffsetIsScalable;
916 if (!TII->getMemOperandWithOffset(MI, BaseOp, Offset, OffsetIsScalable, TRI))
920 if (OffsetIsScalable)
TargetInstrInfo.cpp 1073 bool &OffsetIsScalable, const TargetRegisterInfo *TRI) const {
1076 if (!getMemOperandsWithOffsetWidth(MI, BaseOps, Offset, OffsetIsScalable,
1181 bool OffsetIsScalable;
1225 if (!TII->getMemOperandWithOffset(MI, BaseOp, Offset, OffsetIsScalable,
1230 if (OffsetIsScalable)
MachinePipeliner.cpp 2129 bool OffsetIsScalable;
2130 if (!TII->getMemOperandWithOffset(MI, BaseOp, Offset, OffsetIsScalable, TRI))
2134 if (OffsetIsScalable)
MachineScheduler.cpp 1691 bool OffsetIsScalable;
1694 OffsetIsScalable, Width, TRI)) {
1698 << Offset << ", OffsetIsScalable: " << OffsetIsScalable
  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
SIMachineScheduler.cpp 1934 bool OffsetIsScalable;
1936 OffsetIsScalable, TRI))

Completed in 105 milliseconds