Home | History | Annotate | Line # | Download | only in inc
      1 /*	$NetBSD: smu_v12_0_ppsmc.h,v 1.2 2021/12/18 23:45:26 riastradh Exp $	*/
      2 
      3 /*
      4  * Copyright 2019 Advanced Micro Devices, Inc.
      5  *
      6  * Permission is hereby granted, free of charge, to any person obtaining a
      7  * copy of this software and associated documentation files (the "Software"),
      8  * to deal in the Software without restriction, including without limitation
      9  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
     10  * and/or sell copies of the Software, and to permit persons to whom the
     11  * Software is furnished to do so, subject to the following conditions:
     12  *
     13  * The above copyright notice and this permission notice shall be included in
     14  * all copies or substantial portions of the Software.
     15  *
     16  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
     17  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
     18  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
     19  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
     20  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
     21  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
     22  * OTHER DEALINGS IN THE SOFTWARE.
     23  *
     24  */
     25 
     26 #ifndef SMU_12_0_PPSMC_H
     27 #define SMU_12_0_PPSMC_H
     28 
     29 // SMU Response Codes:
     30 #define PPSMC_Result_OK                    0x1
     31 #define PPSMC_Result_Failed                0xFF
     32 #define PPSMC_Result_UnknownCmd            0xFE
     33 #define PPSMC_Result_CmdRejectedPrereq     0xFD
     34 #define PPSMC_Result_CmdRejectedBusy       0xFC
     35 
     36 
     37 // Message Definitions:
     38 #define PPSMC_MSG_TestMessage                   0x1
     39 #define PPSMC_MSG_GetSmuVersion                 0x2
     40 #define PPSMC_MSG_GetDriverIfVersion            0x3
     41 #define PPSMC_MSG_PowerUpGfx                    0x6
     42 #define PPSMC_MSG_EnableGfxOff                  0x7
     43 #define PPSMC_MSG_DisableGfxOff                 0x8
     44 #define PPSMC_MSG_PowerDownIspByTile            0x9 // ISP is power gated by default
     45 #define PPSMC_MSG_PowerUpIspByTile              0xA
     46 #define PPSMC_MSG_PowerDownVcn                  0xB // VCN is power gated by default
     47 #define PPSMC_MSG_PowerUpVcn                    0xC
     48 #define PPSMC_MSG_PowerDownSdma                 0xD // SDMA is power gated by default
     49 #define PPSMC_MSG_PowerUpSdma                   0xE
     50 #define PPSMC_MSG_SetHardMinIspclkByFreq        0xF
     51 #define PPSMC_MSG_SetHardMinVcn                 0x10 // For wireless display
     52 #define PPSMC_MSG_spare1                        0x11
     53 #define PPSMC_MSG_spare2                        0x12
     54 #define PPSMC_MSG_SetAllowFclkSwitch            0x13
     55 #define PPSMC_MSG_SetMinVideoGfxclkFreq         0x14
     56 #define PPSMC_MSG_ActiveProcessNotify           0x15
     57 #define PPSMC_MSG_SetCustomPolicy               0x16
     58 #define PPSMC_MSG_SetVideoFps                   0x17
     59 #define PPSMC_MSG_SetDisplayCount               0x18 // Moved to VBIOS
     60 #define PPSMC_MSG_QueryPowerLimit               0x19 //Driver to look up sustainable clocks for VQ
     61 #define PPSMC_MSG_SetDriverDramAddrHigh         0x1A
     62 #define PPSMC_MSG_SetDriverDramAddrLow          0x1B
     63 #define PPSMC_MSG_TransferTableSmu2Dram         0x1C
     64 #define PPSMC_MSG_TransferTableDram2Smu         0x1D
     65 #define PPSMC_MSG_GfxDeviceDriverReset          0x1E
     66 #define PPSMC_MSG_SetGfxclkOverdriveByFreqVid   0x1F
     67 #define PPSMC_MSG_SetHardMinDcfclkByFreq        0x20 // Moved to VBIOS
     68 #define PPSMC_MSG_SetHardMinSocclkByFreq        0x21
     69 #define PPSMC_MSG_ControlIgpuATS                0x22
     70 #define PPSMC_MSG_SetMinVideoFclkFreq           0x23
     71 #define PPSMC_MSG_SetMinDeepSleepDcfclk         0x24 // Moved to VBIOS
     72 #define PPSMC_MSG_ForcePowerDownGfx             0x25
     73 #define PPSMC_MSG_SetPhyclkVoltageByFreq        0x26 // Moved to VBIOS
     74 #define PPSMC_MSG_SetDppclkVoltageByFreq        0x27 // Moved to VBIOS and is SetDppclkFreq
     75 #define PPSMC_MSG_SetSoftMinVcn                 0x28
     76 #define PPSMC_MSG_EnablePostCode                0x29
     77 #define PPSMC_MSG_GetGfxclkFrequency            0x2A
     78 #define PPSMC_MSG_GetFclkFrequency              0x2B
     79 #define PPSMC_MSG_GetMinGfxclkFrequency         0x2C
     80 #define PPSMC_MSG_GetMaxGfxclkFrequency         0x2D
     81 #define PPSMC_MSG_SoftReset                     0x2E // Not supported
     82 #define PPSMC_MSG_SetGfxCGPG                    0x2F
     83 #define PPSMC_MSG_SetSoftMaxGfxClk              0x30
     84 #define PPSMC_MSG_SetHardMinGfxClk              0x31
     85 #define PPSMC_MSG_SetSoftMaxSocclkByFreq        0x32
     86 #define PPSMC_MSG_SetSoftMaxFclkByFreq          0x33
     87 #define PPSMC_MSG_SetSoftMaxVcn                 0x34
     88 #define PPSMC_MSG_PowerGateMmHub                0x35
     89 #define PPSMC_MSG_UpdatePmeRestore              0x36 // Moved to VBIOS
     90 #define PPSMC_MSG_GpuChangeState                0x37
     91 #define PPSMC_MSG_SetPowerLimitPercentage       0x38
     92 #define PPSMC_MSG_ForceGfxContentSave           0x39
     93 #define PPSMC_MSG_EnableTmdp48MHzRefclkPwrDown  0x3A // Moved to VBIOS
     94 #define PPSMC_MSG_PowerDownJpeg                 0x3B
     95 #define PPSMC_MSG_PowerUpJpeg                   0x3C
     96 #define PPSMC_MSG_PowerGateAtHub                0x3D
     97 #define PPSMC_MSG_SetSoftMinJpeg                0x3E
     98 #define PPSMC_MSG_SetHardMinFclkByFreq          0x3F
     99 #define PPSMC_Message_Count                     0x40
    100 
    101 
    102 //Argument for  PPSMC_MSG_GpuChangeState
    103 enum {
    104   eGpuChangeState_D0Entry = 1,
    105   eGpuChangeState_D3Entry,
    106 };
    107 
    108 #endif
    109