HomeSort by: relevance | last modified time | path
    Searched defs:Promote (Results 1 - 4 of 4) sorted by relevancy

  /src/sys/dev/raidframe/
rf_diskqueue.h 95 int (*Promote) (void *, RF_StripeNum_t, RF_ReconUnitNum_t); /* promotes priority of
  /src/external/apache2/llvm/dist/clang/utils/TableGen/
MveEmitter.cpp 1043 Result::Ptr getCodeForArg(unsigned ArgNum, const Type *ArgType, bool Promote,
1072 // llvm::Value, so it's meaningless to promote their type anyway.
1305 bool Promote, bool Immediate) {
1309 if (Promote) {
1375 bool Promote = true;
1378 Promote = false;
1430 ME.getCodeForArg(i, ArgType, Promote, Immediate);
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/
LegalizeVectorOps.cpp 156 void Promote(SDNode *Node, SmallVectorImpl<SDValue> &Results);
513 case TargetLowering::Promote:
515 Promote(Node, ResultVals);
571 void VectorLegalizer::Promote(SDNode *Node, SmallVectorImpl<SDValue> &Results) {
579 // "Promote" the operation by extending the operand.
586 // Promote the operation by extending the operand.
593 llvm_unreachable("Don't know how to promote this operation!");
602 "Can't promote a vector with multiple results!");
672 // For FP_TO_INT we promote the result type to a vector type with wider
674 // PromoteVector which uses bitcast to promote thus assumning that th
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
AArch64ISelLowering.cpp 571 setOperationAction(ISD::FCOPYSIGN, MVT::f16, Promote);
573 setOperationAction(ISD::FREM, MVT::f16, Promote);
576 setOperationAction(ISD::FPOW, MVT::f16, Promote);
579 setOperationAction(ISD::FPOWI, MVT::f16, Promote);
582 setOperationAction(ISD::FCOS, MVT::f16, Promote);
585 setOperationAction(ISD::FSIN, MVT::f16, Promote);
588 setOperationAction(ISD::FSINCOS, MVT::f16, Promote);
591 setOperationAction(ISD::FEXP, MVT::f16, Promote);
594 setOperationAction(ISD::FEXP2, MVT::f16, Promote);
597 setOperationAction(ISD::FLOG, MVT::f16, Promote);
    [all...]

Completed in 31 milliseconds