HomeSort by: relevance | last modified time | path
    Searched defs:Rdx (Results 1 - 5 of 5) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/
ExpandReductions.cpp 113 Value *Rdx = nullptr;
126 Rdx = getOrderedReduction(Builder, Acc, Vec, getOpcode(ID), RK);
132 Rdx = getShuffleReduction(Builder, Vec, getOpcode(ID), RK);
133 Rdx = Builder.CreateBinOp((Instruction::BinaryOps)getOpcode(ID),
134 Acc, Rdx, "bin.rdx");
152 Rdx = getShuffleReduction(Builder, Vec, getOpcode(ID), RK);
165 Rdx = getShuffleReduction(Builder, Vec, getOpcode(ID), RK);
169 II->replaceAllUsesWith(Rdx);
  /src/external/apache2/llvm/dist/llvm/lib/Transforms/InstCombine/
InstCombineAddSub.cpp 1834 Value *Rdx = Builder.CreateIntrinsic(Intrinsic::vector_reduce_add,
1836 return replaceInstUsesWith(I, Rdx);
2348 Value *Rdx = Builder.CreateIntrinsic(Intrinsic::vector_reduce_fadd,
2350 return BinaryOperator::CreateFSubFMF(Rdx, A1, &I);
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/GlobalISel/
IRTranslator.cpp 2193 auto Rdx = MIRBuilder.buildInstr(
2195 MIRBuilder.buildInstr(ScalarOpc, {Dst}, {ScalarSrc, Rdx},
  /src/sys/external/bsd/gnu-efi/dist/inc/
efidebug.h 280 UINT64 Rdx;
  /src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
AArch64ISelLowering.cpp 10581 auto Rdx = DAG.getNode(Op, DL, VecOp.getSimpleValueType(), VecOp);
10582 return DAG.getNode(ISD::EXTRACT_VECTOR_ELT, DL, ScalarOp.getValueType(), Rdx,
17751 SDValue Rdx = DAG.getNode(AArch64ISD::FADDA_PRED, DL, ContainerVT,
17754 return DAG.getNode(ISD::EXTRACT_VECTOR_ELT, DL, ResVT, Rdx, Zero);
17810 SDValue Rdx = DAG.getNode(Opcode, DL, RdxVT, Pg, VecOp);
17812 Rdx, DAG.getConstant(0, DL, MVT::i64));

Completed in 76 milliseconds