OpenGrok
Home
Sort by:
relevance
|
last modified time
|
path
Full Search
in project(s):
src
xsrc
Definition
Symbol
File Path
History
|
|
Help
Searched
defs:UseIdx
(Results
1 - 15
of
15
) sorted by relevancy
/src/external/apache2/llvm/dist/llvm/lib/IR/
AbstractCallSite.cpp
101
unsigned
UseIdx
= CB->getArgOperandNo(U);
108
if (CBCalleeIdx !=
UseIdx
)
/src/external/apache2/llvm/dist/llvm/lib/CodeGen/
LiveIntervalCalc.cpp
181
SlotIndex
UseIdx
;
186
UseIdx
= Indexes->getMBBEndIdx(MI->getOperand(OpNo + 1).getMBB());
198
UseIdx
= Indexes->getInstructionIndex(*MI).getRegSlot(isEarlyClobber);
203
extend(LR,
UseIdx
, Reg, Undefs);
TargetSchedule.cpp
174
unsigned
UseIdx
= 0;
178
++
UseIdx
;
180
return
UseIdx
;
232
unsigned
UseIdx
= findUseIdx(UseMI, UseOperIdx);
233
int Advance = STI->getReadAdvanceCycles(UseDesc,
UseIdx
, WriteID);
MachineCombiner.cpp
201
int
UseIdx
= InstrPtr->findRegisterUseOperandIdx(MO.getReg());
203
InstrPtr,
UseIdx
);
TwoAddressInstructionPass.cpp
304
SlotIndex
useIdx
= LIS->getInstructionIndex(*MI);
305
LiveInterval::const_iterator I = LI.find(
useIdx
);
307
return !I->end.isBlock() && SlotIndex::isSameInstr(I->end,
useIdx
);
1499
SlotIndex
UseIdx
= MIIdx.getRegSlot(IsEarlyClobber);
1500
if (I->end ==
UseIdx
)
1501
LI.removeSegment(LastCopyIdx,
UseIdx
);
ModuloSchedule.cpp
993
unsigned
UseIdx
;
994
if (OldMI->isRegTiedToUseOperand(i, &
UseIdx
))
995
NewMI->tieOperands(i,
UseIdx
);
MachineVerifier.cpp
244
SlotIndex
UseIdx
, const LiveRange &LR,
2090
unsigned MONum, SlotIndex
UseIdx
,
2094
LiveQueryResult LRQ = LR.Query(
UseIdx
);
2101
report_context(
UseIdx
);
2109
report_context(
UseIdx
);
2178
SlotIndex
UseIdx
= LiveInts->getInstructionIndex(*MI);
2186
checkLivenessAtUse(MO, MONum,
UseIdx
, *LR, *Units);
2194
checkLivenessAtUse(MO, MONum,
UseIdx
, LI, Reg);
2205
checkLivenessAtUse(MO, MONum,
UseIdx
, SR, Reg, SR.LaneMask);
2206
LiveQueryResult LRQ = SR.Query(
UseIdx
);
[
all
...]
RegisterCoalescer.cpp
309
void addUndefFlag(const LiveInterval &Int, SlotIndex
UseIdx
,
868
SlotIndex
UseIdx
= LIS->getInstructionIndex(*UseMI);
869
LiveInterval::iterator US = IntA.FindSegmentContaining(
UseIdx
);
923
SlotIndex
UseIdx
= LIS->getInstructionIndex(*UseMI).getRegSlot(true);
924
LiveInterval::iterator US = IntA.FindSegmentContaining(
UseIdx
);
944
SlotIndex DefIdx =
UseIdx
.getRegSlot();
1658
SlotIndex
UseIdx
= LIS->getInstructionIndex(MI);
1666
if (SR.liveAt(
UseIdx
)) {
1672
isLive = DstLI.liveAt(
UseIdx
);
1676
LLVM_DEBUG(dbgs() << "\tnew undef: " <<
UseIdx
<< '\t' << MI)
[
all
...]
/src/external/apache2/llvm/dist/llvm/include/llvm/MC/
MCSchedule.h
93
/// MCReadAdvanceEntries are sorted first by operand index (
UseIdx
), then by
96
unsigned
UseIdx
;
101
return
UseIdx
== Other.
UseIdx
&& WriteResourceID == Other.WriteResourceID
/src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/
HexagonSubtarget.cpp
420
unsigned
UseIdx
= -1;
424
UseIdx
= OpNum;
429
0, *DDst,
UseIdx
));
/src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/
PPCVSXSwapRemoval.cpp
678
int
UseIdx
= SwapMap[&UseMI];
680
if (!SwapVector[
UseIdx
].IsSwap || SwapVector[
UseIdx
].IsLoad ||
681
SwapVector[
UseIdx
].IsStore) {
689
LLVM_DEBUG(dbgs() << " use " <<
UseIdx
<< ": ");
697
if (SwapVector[
UseIdx
].IsSwap && !SwapVector[
UseIdx
].IsLoad &&
698
!SwapVector[
UseIdx
].IsStore) {
710
LLVM_DEBUG(dbgs() << " use " <<
UseIdx
<< ": ");
744
int
UseIdx
= SwapMap[&UseMI]
[
all
...]
PPCInstrInfo.cpp
169
unsigned
UseIdx
) const {
171
UseMI,
UseIdx
);
2063
unsigned
UseIdx
;
2064
for (
UseIdx
= 0;
UseIdx
< UseMI.getNumOperands(); ++
UseIdx
)
2065
if (UseMI.getOperand(
UseIdx
).isReg() &&
2066
UseMI.getOperand(
UseIdx
).getReg() == Reg)
2069
assert(
UseIdx
< UseMI.getNumOperands() && "Cannot find Reg in UseMI");
2070
assert(
UseIdx
< UseMCID.getNumOperands() && "No operand description for Reg")
[
all
...]
/src/external/apache2/llvm/dist/llvm/lib/Target/VE/
VEInstrInfo.cpp
670
unsigned
UseIdx
;
675
UseIdx
= 2;
698
UseIdx
= 1;
706
UseIdx
= 2;
715
UseMI.getOperand(1).setReg(UseMI.getOperand(
UseIdx
).getReg());
717
UseMI.getOperand(
UseIdx
).ChangeToImmediate(ImmVal);
/src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
SIRegisterInfo.cpp
2387
SlotIndex
UseIdx
= LIS->getInstructionIndex(Use);
2400
V = S.getVNInfoAt(
UseIdx
);
2405
V = LI.getVNInfoAt(
UseIdx
);
2415
if (VNInfo *V = LR.getVNInfoAt(
UseIdx
)) {
/src/external/apache2/llvm/dist/llvm/lib/Target/SystemZ/
SystemZInstrInfo.cpp
622
unsigned
UseIdx
;
634
UseIdx
= 2;
636
UseIdx
= 2, CommuteIdx = 1;
648
UseIdx
= 2;
650
UseIdx
= 2, CommuteIdx = 1;
659
if (!commuteInstruction(UseMI, false, CommuteIdx,
UseIdx
))
666
UseMI.getOperand(
UseIdx
).ChangeToImmediate(ImmVal);
Completed in 33 milliseconds
Indexes created Sat Aug 08 00:24:54 UTC 2026