| /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/ |
| amdgpu_renoir_ppt.c | 398 int ret = 0, clk_id = 0; local in function:renoir_get_current_clk_freq_by_table
405 clk_id = smu_clk_get_index(smu, clk_type);
406 if (clk_id < 0)
407 return clk_id;
409 *value = metrics.ClockFrequency[clk_id];
|
| amdgpu_arcturus_ppt.c | 374 PPCLK_e clk_id)
381 (clk_id << 16 | 0xFF));
397 (clk_id << 16 | i));
1072 int ret = 0, clk_id = 0; local in function:arcturus_get_current_clk_freq_by_table
1077 clk_id = smu_clk_get_index(smu, clk_type);
1078 if (clk_id < 0)
1085 switch (clk_id) {
1088 * CurrClock[clk_id] can provide accurate
1111 *value = metrics.CurrClock[clk_id];
|
| amdgpu_navi10_ppt.c | 719 int ret = 0, clk_id = 0; local in function:navi10_get_current_clk_freq_by_table
726 clk_id = smu_clk_get_index(smu, clk_type);
727 if (clk_id < 0)
728 return clk_id;
730 *value = metrics.CurrClock[clk_id];
|
| amdgpu_smu.c | 245 int ret = 0, clk_id = 0; local in function:smu_set_hard_freq_range
254 clk_id = smu_clk_get_index(smu, clk_type);
255 if (clk_id < 0)
256 return clk_id;
259 param = (uint32_t)((clk_id << 16) | (max & 0xffff));
267 param = (uint32_t)((clk_id << 16) | (min & 0xffff));
330 int ret = 0, clk_id = 0; local in function:smu_get_dpm_freq_by_index
339 clk_id = smu_clk_get_index(smu, clk_type);
340 if (clk_id < 0)
341 return clk_id;
[all...] |
| amdgpu_smu_v11_0.c | 574 input.clk_id = SMU11_SYSPLL0_SOCCLK_ID;
588 input.clk_id = SMU11_SYSPLL0_DCEFCLK_ID;
602 input.clk_id = SMU11_SYSPLL0_ECLK_ID;
616 input.clk_id = SMU11_SYSPLL0_VCLK_ID;
630 input.clk_id = SMU11_SYSPLL0_DCLK_ID;
646 input.clk_id = SMU11_SYSPLL1_0_FCLK_ID;
943 int clk_id; local in function:smu_v11_0_get_max_sustainable_clock
952 clk_id = smu_clk_get_index(smu, clock_select);
953 if (clk_id < 0)
957 clk_id << 16)
1772 int ret = 0, clk_id = 0; local in function:smu_v11_0_get_dpm_ultimate_freq
1807 int ret = 0, clk_id = 0; local in function:smu_v11_0_set_soft_freq_limited_range
[all...] |
| amdgpu_vega20_ppt.c | 673 PPCLK_e clk_id)
680 (clk_id << 16 | 0xFF));
697 (clk_id << 16 | i));
2538 PPCLK_e clk_id; local in function:vega20_set_od_percentage
2548 clk_id = PPCLK_GFXCLK;
2555 clk_id = PPCLK_UCLK;
2578 clk_id);
|
| /src/sys/external/bsd/drm2/dist/drm/amd/include/ |
| atomfirmware.h | 2526 uint8_t clk_id; // atom_smu9_syspll0_clock_id (only valid when command == GET_SMU_CLOCK_INFO_V3_1_GET_CLOCK_FREQ ) member in struct:atom_get_smu_clock_info_parameters_v3_1
|
