| /src/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/engine/disp/ |
| nouveau_nvkm_engine_disp_dacgf119.c | 41 const u32 coff = (state == &dac->asy) * 0x20000 + dac->id * 0x20; local in function:gf119_dac_state
42 u32 ctrl = nvkm_rd32(device, 0x640180 + coff);
|
| nouveau_nvkm_engine_disp_dmacgv100.c | 58 const u32 coff = chan->chid.ctrl * 0x04; local in function:gv100_disp_dmac_fini
59 nvkm_mask(device, 0x6104e0 + coff, 0x00000010, 0x00000000);
61 nvkm_mask(device, 0x6104e0 + coff, 0x00000002, 0x00000000);
71 const u32 coff = chan->chid.ctrl * 0x04; local in function:gv100_disp_dmac_init
78 nvkm_mask(device, 0x6104e0 + coff, 0x00000010, 0x00000010);
80 nvkm_wr32(device, 0x6104e0 + coff, 0x00000013);
|
| nouveau_nvkm_engine_disp_dacnv50.c | 92 const u32 coff = dac->id * 8 + (state == &dac->arm) * 4; local in function:nv50_dac_state
93 u32 ctrl = nvkm_rd32(device, 0x610b58 + coff);
|
| nouveau_nvkm_engine_disp_sorgv100.c | 66 const u32 coff = (state == &sor->arm) * 0x8000 + sor->id * 0x20; local in function:gv100_sor_state
67 u32 ctrl = nvkm_rd32(device, 0x680300 + coff);
|
| nouveau_nvkm_engine_disp_sornv50.c | 75 const u32 coff = sor->id * 8 + (state == &sor->arm) * 4; local in function:nv50_sor_state
76 u32 ctrl = nvkm_rd32(device, 0x610b70 + coff);
|
| nouveau_nvkm_engine_disp_piornv50.c | 106 const u32 coff = pior->id * 8 + (state == &pior->arm) * 4; local in function:nv50_pior_state
107 u32 ctrl = nvkm_rd32(device, 0x610b80 + coff);
|
| nouveau_nvkm_engine_disp_sorgf119.c | 144 const u32 coff = (state == &sor->asy) * 0x20000 + sor->id * 0x20; local in function:gf119_sor_state
145 u32 ctrl = nvkm_rd32(device, 0x640200 + coff);
|
| nouveau_nvkm_engine_disp_sorg94.c | 245 const u32 coff = sor->id * 8 + (state == &sor->arm) * 4; local in function:g94_sor_state
246 u32 ctrl = nvkm_rd32(device, 0x610794 + coff);
|
| /src/sys/lib/libsa/ |
| loadfile.c | 125 struct ecoff_exechdr coff; member in union:fdloadfile::__anona6a80eac010a
155 if (!ECOFF_BADMAG(&hdr.coff)) {
156 rval = loadfile_coff(fd, &hdr.coff, marks, flags);
|
| /src/sys/arch/hpc/stand/hpcboot/ |
| load.cpp | 54 coff_exechdr coff; member in union:Loader::objectFormat::__anon2a4d4d4a010a
64 if (!COFF_BADMAG(&header.coff.f))
|
| /src/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/engine/fifo/ |
| nouveau_nvkm_engine_fifo_gpfifogf100.c | 169 u32 coff = chan->base.chid * 8; local in function:gf100_fifo_gpfifo_fini
173 nvkm_mask(device, 0x003004 + coff, 0x00000001, 0x00000000);
179 nvkm_wr32(device, 0x003000 + coff, 0x00000000);
189 u32 coff = chan->base.chid * 8; local in function:gf100_fifo_gpfifo_init
191 nvkm_wr32(device, 0x003000 + coff, 0xc0000000 | addr);
195 nvkm_wr32(device, 0x003004 + coff, 0x001f0001);
|
| nouveau_nvkm_engine_fifo_gpfifogk104.c | 194 u32 coff = chan->base.chid * 8; local in function:gk104_fifo_gpfifo_fini
198 nvkm_mask(device, 0x800004 + coff, 0x00000800, 0x00000800);
203 nvkm_wr32(device, 0x800000 + coff, 0x00000000);
213 u32 coff = chan->base.chid * 8; local in function:gk104_fifo_gpfifo_init
215 nvkm_mask(device, 0x800004 + coff, 0x000f0000, chan->runl << 16);
216 nvkm_wr32(device, 0x800000 + coff, 0x80000000 | addr);
220 nvkm_mask(device, 0x800004 + coff, 0x00000400, 0x00000400);
222 nvkm_mask(device, 0x800004 + coff, 0x00000400, 0x00000400);
|
| /src/sys/arch/ews4800mips/stand/boot/ |
| Makefile | 31 FILES += ${PROG}.coff ${BOOT_KERNEL}.gz # XXX hack to install these
77 CLEANFILES += ${PROG} ${PROG}.elf ${PROG}.coff ${PROG}.tmp ${PROG}.dis
113 all realall: ${PROG}.coff ${BOOT_KERNEL}.gz
127 ${PROG}.coff: ${PROG}
|
| /src/sys/dev/rasops/ |
| rasops.c | 1547 int coff; local in function:rasops_copycols_rotated_cw
1550 for (coff = 0; coff < num; coff++)
1551 rasops_copychar(cookie, row, row, src + coff,
1552 dst + coff);
1554 for (coff = num - 1; coff >= 0; coff--)
1555 rasops_copychar(cookie, row, row, src + coff,
1663 int coff; local in function:rasops_copycols_rotated_ccw
[all...] |
| /src/sys/dev/pci/ |
| radeonfb.c | 4092 uint32_t coff; /* cursor offset */ local in function:radeonfb_cursor_position
4166 coff = 0;
4174 coff = (yoff * 2) * 8;
4182 PUT32(sc, offset, (dp->rd_curoff + coff) | lock);
|
