/src/sys/external/bsd/drm2/dist/drm/nouveau/nvkm/engine/disp/ |
nouveau_nvkm_engine_disp_sorgf119.c | 129 u32 div1 = sor->asy.link == 3; local in function:gf119_sor_clock 137 nvkm_mask(device, 0x612300 + soff, 0x00000707, (div2 << 8) | div1);
|
/src/sys/dev/i2c/ |
sht4x.c | 768 uint64_t div1 = 10000; local in function:sht4x_refresh 810 q = ((v2 * (svalue / d1)) + v1) / div1;
|
adm1026.c | 288 uint8_t div1, div2; local in function:adm1026_setup_fans 295 if ((err = adm1026_read_reg(sc, ADM1026_FAN_DIV1, &div1)) != 0) { 299 sc->sc_fandiv[0] = 1 << ADM1026_FAN0_DIV(div1); 300 sc->sc_fandiv[1] = 1 << ADM1026_FAN1_DIV(div1); 301 sc->sc_fandiv[2] = 1 << ADM1026_FAN2_DIV(div1); 302 sc->sc_fandiv[3] = 1 << ADM1026_FAN3_DIV(div1);
|
sht3x.c | 1291 uint64_t div1 = 10000; local in function:sht3x_compute_temp_from_raw 1304 q = ((v2 * (svalue / d1)) + v1) / div1; 1317 uint64_t div1 = 10000; local in function:sht3x_compute_rh_from_raw 1330 q = ((v2 * (svalue / d1)) + v1) / div1;
|
/src/sys/external/bsd/drm2/dist/drm/i915/display/ |
intel_ddi.c | 1458 u32 m1, m2_int, m2_frac, div1, div2, ref_clock; local in function:icl_calc_mg_pll_link 1491 div1 = 2; 1494 div1 = 3; 1497 div1 = 5; 1500 div1 = 7; 1521 tmp = div_u64(tmp, 5 * div1 * div2);
|
intel_dpll_mgr.c | 2685 int div1 = div1_vals[i]; local in function:icl_mg_pll_find_divisors 2688 int dco = div1 * div2 * clock_khz * 5; 2709 switch (div1) { 2711 MISSING_CASE(div1);
|