HomeSort by: relevance | last modified time | path
    Searched defs:divp (Results 1 - 3 of 3) sorted by relevancy

  /src/sys/arch/arm/nvidia/
tegra124_cpu.c 88 u_int divp; member in struct:tegra124_cpufreq_rate
tegra124_car.c 1025 u_int divm, divn, divp; local in function:tegra124_car_clock_get_rate_pll
1040 divp = __SHIFTOUT(base, tpll->divp_mask) ? 0 : 1;
1042 divp = __SHIFTOUT(base, tpll->divp_mask);
1046 return rate / (divm << divp);
1069 const u_int divp = 0; local in function:tegra124_car_clock_set_rate_pll
1086 base |= __SHIFTIN(divp, CAR_PLLX_BASE_DIVP);
tegra210_car.c 1147 u_int divm, divn, divp; local in function:tegra210_car_clock_get_rate_pll
1162 divp = __SHIFTOUT(base, tpll->divp_mask) ? 0 : 1;
1164 /* XXX divp is not applied to PLLP's primary output */
1165 divp = 0;
1167 divp = 0;
1170 divp = __SHIFTOUT(base, tpll->divp_mask);
1174 return rate / (divm << divp);
1197 const u_int divp = 0; local in function:tegra210_car_clock_set_rate_pll
1214 base |= __SHIFTIN(divp, CAR_PLLX_BASE_DIVP);

Completed in 14 milliseconds