HomeSort by: relevance | last modified time | path
    Searched defs:getMRI (Results 1 - 5 of 5) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/GlobalISel/
RegisterBankInfo.h 335 MachineRegisterInfo &getMRI() const { return MRI; }
MachineIRBuilder.h 288 MachineRegisterInfo *getMRI() { return State.MRI; }
289 const MachineRegisterInfo *getMRI() const { return State.MRI; }
1544 auto NegOne = buildConstant(Dst.getLLTTy(*getMRI()), -1);
  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
SIPeepholeSDWA.cpp 102 MachineRegisterInfo *getMRI() const {
332 MachineOperand *PotentialMO = findSingleRegUse(getReplacedOperand(), getMRI());
416 MachineRegisterInfo *MRI = getMRI();
470 getMRI()->clearKillFlags(MO.getReg());
SIMachineScheduler.h 453 MachineRegisterInfo *getMRI() { return &MRI; }
  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/AsmParser/
AMDGPUAsmParser.cpp 1395 const MCRegisterInfo *getMRI() const {
1898 return isRegKind() && AsmParser->getMRI()->getRegClass(RCID).contains(getReg());
3393 unsigned VDataSize = AMDGPU::getRegOperandSize(getMRI(), Desc, VDataIdx);
3438 : AMDGPU::getRegOperandSize(getMRI(), Desc, VAddr0Idx) / 4;
3959 getMRI()->getSubReg(Inst.getOperand(Src0Idx).getReg(), AMDGPU::sub1)) {
4065 const MCRegisterInfo *MRI = getMRI();
4090 const MCRegisterInfo *MRI = getMRI();

Completed in 23 milliseconds