HomeSort by: relevance | last modified time | path
    Searched defs:getRegClassFor (Results 1 - 3 of 3) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/
TargetLowering.h 846 virtual const TargetRegisterClass *getRegClassFor(MVT VT, bool isDivergent = false) const {
  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
SIISelLowering.cpp 5082 Register Reg = MF.addLiveIn(TRI->getReturnAddressReg(MF), getRegClassFor(VT, Op.getNode()->isDivergent()));
11208 getRegClassFor(VT, Src0.getNode()->isDivergent());
12180 SITargetLowering::getRegClassFor(MVT VT, bool isDivergent) const {
12181 const TargetRegisterClass *RC = TargetLoweringBase::getRegClassFor(VT, false);
  /src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
ARMISelLowering.cpp 1827 /// getRegClassFor - Return the register class that should be used for the
1830 ARMTargetLowering::getRegClassFor(MVT VT, bool isDivergent) const {
1842 return TargetLowering::getRegClassFor(VT);
3854 unsigned Reg = MF.addLiveIn(ARM::LR, getRegClassFor(MVT::i32));
5829 unsigned Reg = MF.addLiveIn(ARM::LR, getRegClassFor(MVT::i32));

Completed in 75 milliseconds