HomeSort by: relevance | last modified time | path
    Searched defs:lvds (Results 1 - 14 of 14) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/i915/display/
intel_lvds.c 55 /* Private structure for the integrated LVDS support */
200 DRM_DEBUG_DRIVER("LVDS PPS:t1+t2 %d t3 %d t4 %d t5 %d tx %d "
287 * Set the dithering flag on LVDS as needed, note that there is no
288 * special lvds dither control bit on pch-split platforms, dithering is
293 * Bspec wording suggests that LVDS port dithering only exists
406 DRM_ERROR("Can't support LVDS on pipe A\n");
416 DRM_DEBUG_KMS("forcing display bpp (was %d) to LVDS (%d)\n",
506 DRM_INFO("Skipping LVDS initialization for %s\n", id->ident);
510 /* These systems claim to have LVDS, but really don't */
725 DRM_INFO("Forcing lvds to dual link mode on %s\n", id->ident)
829 u32 lvds; local in function:intel_lvds_init
    [all...]
intel_display.c 454 /* LVDS 100mhz refclk limits. */
686 * For LVDS just rely on its current settings for dual-channel.
710 * divider from @match_clock used for LVDS downclocking.
768 * divider from @match_clock used for LVDS downclocking.
824 * divider from @match_clock used for LVDS downclocking.
1253 intel_lvds_port_enabled(dev_priv, LVDS, &panel_pipe);
1389 "PCH LVDS enabled on transcoder %c, should be disabled\n",
5795 * the right LVDS enable sequence. */
7919 * - LVDS dual channel mode
7930 DRM_DEBUG_KMS("Odd pipe source width not supported with dual link LVDS\n")
11945 u32 lvds = IS_I830(dev_priv) ? 0 : I915_READ(LVDS); local in function:i9xx_crtc_clock_get
    [all...]
  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
amdgpu_atombios_encoders.c 258 DRM_INFO("amdgpu atom LVDS backlight unloaded\n");
565 * crtc0 -> dig1 -> UNIPHY2 link A -> LVDS
2014 struct amdgpu_encoder_atom_dig *lvds = NULL; local in function:amdgpu_atombios_encoder_get_lcd_info
2021 lvds =
2024 if (!lvds)
2027 lvds->native_mode.clock =
2029 lvds->native_mode.hdisplay =
2031 lvds->native_mode.vdisplay =
2033 lvds->native_mode.htotal = lvds->native_mode.hdisplay
    [all...]
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/bios/
amdgpu_bios_parser2.c 692 /* TODO LVDS not support anymore? */
778 /* TODO LVDS not support anymore? */
859 struct lcd_info_v2_1 *lvds; local in function:get_embedded_panel_info_v2_1
867 lvds = GET_IMAGE(struct lcd_info_v2_1, DATA_TABLES(lcd_info));
869 if (!lvds)
873 if (!((lvds->table_header.format_revision == 2)
874 && (lvds->table_header.content_revision >= 1)))
880 info->lcd_timing.pixel_clk = le16_to_cpu(lvds->lcd_timing.pixclk) * 10;
882 info->lcd_timing.horizontal_addressable = le16_to_cpu(lvds->lcd_timing.h_active);
884 * subtractingborders duing this translation, but LVDS generall
    [all...]
amdgpu_bios_parser.c 1005 /* for SS_Info table only support DP and LVDS */
1217 ATOM_LVDS_INFO_V12 *lvds; local in function:get_embedded_panel_info_v1_2
1225 lvds =
1228 if (!lvds)
1231 if (1 != lvds->sHeader.ucTableFormatRevision
1232 || 2 > lvds->sHeader.ucTableContentRevision)
1239 le16_to_cpu(lvds->sLCDTiming.usPixClk) * 10;
1242 le16_to_cpu(lvds->sLCDTiming.usHActive);
1244 * borders duing this translation, but LVDS generally*/
1246 * now. May need to revisit if we ever have LVDS with borders*
1336 ATOM_LCD_INFO_V13 *lvds; local in function:get_embedded_panel_info_v1_3
    [all...]
  /src/sys/external/bsd/drm2/dist/drm/radeon/
radeon_legacy_crtc.c 815 struct radeon_encoder_lvds *lvds = (struct radeon_encoder_lvds *)radeon_encoder->enc_priv; local in function:radeon_set_pll
816 if (lvds) {
817 if (lvds->use_bios_dividers) {
818 pll_ref_div = lvds->panel_ref_divider;
819 pll_fb_post_div = (lvds->panel_fb_divider |
820 (lvds->panel_post_divider << 16));
radeon_legacy_encoders.c 74 struct radeon_encoder_atom_dig *lvds = radeon_encoder->enc_priv; local in function:radeon_legacy_lvds_update
75 panel_pwr_delay = lvds->panel_pwr_delay;
76 if (lvds->bl_dev)
77 backlight_level = lvds->backlight_level;
79 struct radeon_encoder_lvds *lvds = radeon_encoder->enc_priv; local in function:radeon_legacy_lvds_update
80 panel_pwr_delay = lvds->panel_pwr_delay;
81 if (lvds->bl_dev)
82 backlight_level = lvds->backlight_level;
86 /* macs (and possibly some x86 oem systems?) wire up LVDS strangely
155 struct radeon_encoder_atom_dig *lvds = radeon_encoder->enc_priv local in function:radeon_legacy_lvds_dpms
158 struct radeon_encoder_lvds *lvds = radeon_encoder->enc_priv; local in function:radeon_legacy_lvds_dpms
212 struct radeon_encoder_lvds *lvds = (struct radeon_encoder_lvds *)radeon_encoder->enc_priv; local in function:radeon_legacy_lvds_mode_set
306 struct radeon_encoder_atom_dig *lvds = radeon_encoder->enc_priv; local in function:radeon_legacy_set_backlight_level
313 struct radeon_encoder_lvds *lvds = radeon_encoder->enc_priv; local in function:radeon_legacy_set_backlight_level
444 struct radeon_encoder_atom_dig *lvds = radeon_encoder->enc_priv; local in function:radeon_legacy_backlight_init
447 struct radeon_encoder_lvds *lvds = radeon_encoder->enc_priv; local in function:radeon_legacy_backlight_init
475 struct radeon_encoder_atom_dig *lvds = radeon_encoder->enc_priv; local in function:radeon_legacy_backlight_exit
479 struct radeon_encoder_lvds *lvds = radeon_encoder->enc_priv; local in function:radeon_legacy_backlight_exit
    [all...]
radeon_combios.c 1112 struct radeon_encoder_lvds *lvds = NULL; local in function:radeon_legacy_get_lvds_info_from_regs
1117 lvds = kzalloc(sizeof(struct radeon_encoder_lvds), GFP_KERNEL);
1119 if (!lvds)
1126 lvds->panel_pwr_delay = 200;
1127 lvds->panel_vcc_delay = 2000;
1129 lvds->lvds_gen_cntl = RREG32(RADEON_LVDS_GEN_CNTL);
1130 lvds->panel_digon_delay = (lvds_ss_gen_cntl >> RADEON_LVDS_PWRSEQ_DELAY1_SHIFT) & 0xf;
1131 lvds->panel_blon_delay = (lvds_ss_gen_cntl >> RADEON_LVDS_PWRSEQ_DELAY2_SHIFT) & 0xf;
1134 lvds->native_mode.vdisplay =
1138 lvds->native_mode.vdisplay
1187 struct radeon_encoder_lvds *lvds = NULL; local in function:radeon_combios_get_lvds_info
    [all...]
radeon_atombios.c 335 /* Falcon NW laptop lists vga ddc line for LVDS */
424 * side and leaves no crtcs for LVDS or VGA.
1042 /* make sure not to combine LVDS */
1635 struct radeon_encoder_atom_dig *lvds = NULL; local in function:radeon_atombios_get_lvds_info
1642 lvds =
1645 if (!lvds)
1648 lvds->native_mode.clock =
1650 lvds->native_mode.hdisplay =
1652 lvds->native_mode.vdisplay =
1654 lvds->native_mode.htotal = lvds->native_mode.hdisplay
    [all...]
  /src/sys/external/bsd/drm/dist/shared-core/
i915_drv.h 141 unsigned int sr01, adpa, ppcr, dvob, dvoc, lvds; member in struct:drm_i915_private
  /src/sys/external/bsd/drm2/dist/drm/nouveau/dispnv50/
nouveau_dispnv50_disp.c 1586 struct nv50_disp_sor_lvds_script_v0 lvds; member in struct:nv50_sor_enable::__anond7be28a30b08
1587 } lvds = { local in function:nv50_sor_enable
1630 lvds.lvds.script |= 0x0100;
1632 lvds.lvds.script |= 0x0200;
1636 lvds.lvds.script |= 0x0100;
1639 lvds.lvds.script |= 0x0100
    [all...]
  /src/sys/external/gpl2/dts/dist/arch/arm/boot/dts/
rk3288.dtsi 764 * *_LVDS_* LVDS
1142 lvds: lvds@ff96c000 { label
1143 compatible = "rockchip,rk3288-lvds";
  /src/sys/dev/pci/
radeonfb.c 1022 /* Initialise delayed lvds operations for backlight. */
2402 /* should probably leave those alone on non-LVDS */
4576 uint32_t lvds; local in function:radeonfb_set_backlight
4610 lvds = radeonfb_get32(sc, RADEON_LVDS_GEN_CNTL);
4611 lvds &= ~RADEON_LVDS_DISPLAY_DIS;
4612 if (!(lvds & RADEON_LVDS_BLON) || !(lvds & RADEON_LVDS_ON)) {
4613 lvds |= dp->rd_bl_lvds_val & RADEON_LVDS_DIGON;
4614 lvds |= RADEON_LVDS_BLON | RADEON_LVDS_EN;
4615 radeonfb_put32(sc, RADEON_LVDS_GEN_CNTL, lvds);
    [all...]
  /src/sys/external/gpl2/dts/dist/arch/arm64/boot/dts/rockchip/
px30.dtsi 422 lvds: lvds { label in label:grf
423 compatible = "rockchip,px30-lvds";
427 rockchip,output = "lvds";

Completed in 36 milliseconds