HomeSort by: relevance | last modified time | path
    Searched defs:meta_req_width (Results 1 - 5 of 5) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dml/
amdgpu_dml1_display_rq_dlg_calc.c 570 unsigned int meta_req_width; local in function:get_surf_rq_param
713 meta_req_width = 1 << log2_meta_req_width;
723 meta_row_width_ub = dml_round_to_multiple(vp_width - 1, meta_req_width, 1)
724 + meta_req_width;
725 rq_dlg_param->meta_req_per_row_ub = meta_row_width_ub / meta_req_width;
769 meta_chunk_threshold = 2 * min_meta_chunk_width - meta_req_width;
display_mode_vba.h 588 unsigned int meta_req_width[DC__NUM_DPP__MAX]; member in struct:vba_vars_st
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dml/dcn20/
amdgpu_display_rq_dlg_calc_20.c 361 unsigned int meta_req_width; local in function:get_meta_and_pte_attr
482 meta_req_width = 1 << log2_meta_req_width;
491 meta_row_width_ub = dml_round_to_multiple(vp_width - 1, meta_req_width, 1)
492 + meta_req_width;
493 rq_dlg_param->meta_req_per_row_ub = meta_row_width_ub / meta_req_width;
542 meta_chunk_threshold = 2 * min_meta_chunk_width - meta_req_width;
amdgpu_display_rq_dlg_calc_20v2.c 361 unsigned int meta_req_width; local in function:get_meta_and_pte_attr
482 meta_req_width = 1 << log2_meta_req_width;
491 meta_row_width_ub = dml_round_to_multiple(vp_width - 1, meta_req_width, 1)
492 + meta_req_width;
493 rq_dlg_param->meta_req_per_row_ub = meta_row_width_ub / meta_req_width;
542 meta_chunk_threshold = 2 * min_meta_chunk_width - meta_req_width;
  /src/sys/external/bsd/drm2/dist/drm/amd/display/dc/dml/dcn21/
amdgpu_display_rq_dlg_calc_21.c 351 unsigned int meta_req_width; local in function:get_meta_and_pte_attr
476 meta_req_width = 1 << log2_meta_req_width;
485 meta_row_width_ub = dml_round_to_multiple(vp_width - 1, meta_req_width, 1)
486 + meta_req_width;
487 rq_dlg_param->meta_req_per_row_ub = meta_row_width_ub / meta_req_width;
539 meta_chunk_threshold = 2 * min_meta_chunk_width - meta_req_width;

Completed in 18 milliseconds